This is a candidate for the Brahmaputra branch.
Change-Id: Idbe41ac77f1aae902cd00af4bc9a0e3532f4284a
Signed-off-by: José Pekkarinen <jose.pekkarinen@nokia.com>
~~~~~~~~~~~~
Some special CPU features like TSC-deadline timer, invariant TSC and Process posted
~~~~~~~~~~~~
Some special CPU features like TSC-deadline timer, invariant TSC and Process posted
-interrupts etc are helpful for latency reduction.
+interrupts, etc, are helpful for latency reduction.
Below is the CPU information on the baseline test platform.
::
Below is the CPU information on the baseline test platform.
::
CPU Topology
~~~~~~~~~~~~
CPU Topology
~~~~~~~~~~~~
-NUMA topology is also important for latency reducation.
+NUMA topology is also important for latency reduction.
Below is the CPU topology on the baseline test platform.
::
Below is the CPU topology on the baseline test platform.
::
--------------------------
Both the host and the guest environment need to be configured properly to
reduce latency variations. Below are some suggested kernel configurations.
--------------------------
Both the host and the guest environment need to be configured properly to
reduce latency variations. Below are some suggested kernel configurations.
-The ci/envs/ directory gives etailed implementation on how to setup the
+The ci/envs/ directory gives detailed implementation on how to setup the
environment.
Kernel Parameter
environment.
Kernel Parameter
* Minimal packet latency variation for data-plane VNFs
+ Fast live migration
* Minimal packet latency variation for data-plane VNFs
+ Fast live migration
-hile these items require software development and/or specific hardware features
+While these items require software development and/or specific hardware features
there are also some adjustments that need to be made to system configuration
information, like hardware, BIOS, OS, etc.
there are also some adjustments that need to be made to system configuration
information, like hardware, BIOS, OS, etc.
expensive of latency. These features include: Intel®Turbo Boost Technology,
Enhanced Intel®SpeedStep, Processor C state and P state. Normally they should
be disabled but, depending on the real-time application design and latency
expensive of latency. These features include: Intel®Turbo Boost Technology,
Enhanced Intel®SpeedStep, Processor C state and P state. Normally they should
be disabled but, depending on the real-time application design and latency
- requirements, there might be some features can be enabled if the impact on
+ requirements, there might be some features that can be enabled if the impact on
deterministic execution of the workload is small.
* **Hyper-Threading:**
deterministic execution of the workload is small.
* **Hyper-Threading:**
* **IRQ affinity:**
All the non-realtime IRQs should be affinitized to non realtime CPUs to
reduce the impact on realtime CPUs. Some OS distributions contain an irqbalance
* **IRQ affinity:**
All the non-realtime IRQs should be affinitized to non realtime CPUs to
reduce the impact on realtime CPUs. Some OS distributions contain an irqbalance
- deamon which balances the IRQs among all the cores dynamically. It should be
+ daemon which balances the IRQs among all the cores dynamically. It should be
disabled as well.
* **Device assignment for VM:**
disabled as well.
* **Device assignment for VM:**