kernel/sound/pci/au88x0/au88x0_core.c

   1 /*
   2  *  This program is free software; you can redistribute it and/or modify
   3  *  it under the terms of the GNU General Public License as published by
   4  *  the Free Software Foundation; either version 2 of the License, or
   5  *  (at your option) any later version.
   6  *
   7  *  This program is distributed in the hope that it will be useful,
   8  *  but WITHOUT ANY WARRANTY; without even the implied warranty of
   9  *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  10  *  GNU Library General Public License for more details.
  11  *
  12  *  You should have received a copy of the GNU General Public License
  13  *  along with this program; if not, write to the Free Software
  14  *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  15  */
  16
  17 /*
  18     Vortex core low level functions.
  19
  20  Author: Manuel Jander (mjander@users.sourceforge.cl)
  21  These functions are mainly the result of translations made
  22  from the original disassembly of the au88x0 binary drivers,
  23  written by Aureal before they went down.
  24  Many thanks to the Jeff Muizelaar, Kester Maddock, and whoever
  25  contributed to the OpenVortex project.
  26  The author of this file, put the few available pieces together
  27  and translated the rest of the riddle (Mix, Src and connection stuff).
  28  Some things are still to be discovered, and their meanings are unclear.
  29
  30  Some of these functions aren't intended to be really used, rather
  31  to help to understand how does the AU88X0 chips work. Keep them in, because
  32  they could be used somewhere in the future.
  33
  34  This code hasn't been tested or proof read thoroughly. If you wanna help,
  35  take a look at the AU88X0 assembly and check if this matches.
  36  Functions tested ok so far are (they show the desired effect
  37  at least):
  38    vortex_routes(); (1 bug fixed).
  39    vortex_adb_addroute();
  40    vortex_adb_addroutes();
  41    vortex_connect_codecplay();
  42    vortex_src_flushbuffers();
  43    vortex_adbdma_setmode();  note: still some unknown arguments!
  44    vortex_adbdma_startfifo();
  45    vortex_adbdma_stopfifo();
  46    vortex_fifo_setadbctrl(); note: still some unknown arguments!
  47    vortex_mix_setinputvolumebyte();
  48    vortex_mix_enableinput();
  49    vortex_mixer_addWTD(); (fixed)
  50    vortex_connection_adbdma_src_src();
  51    vortex_connection_adbdma_src();
  52    vortex_src_change_convratio();
  53    vortex_src_addWTD(); (fixed)
  54
  55  History:
  56
  57  01-03-2003 First revision.
  58  01-21-2003 Some bug fixes.
  59  17-02-2003 many bugfixes after a big versioning mess.
  60  18-02-2003 JAAAAAHHHUUUUUU!!!! The mixer works !! I'm just so happy !
  61                          (2 hours later...) I cant believe it! Im really lucky today.
  62                          Now the SRC is working too! Yeah! XMMS works !
  63  20-02-2003 First steps into the ALSA world.
  64  28-02-2003 As my birthday present, i discovered how the DMA buffer pages really
  65             work :-). It was all wrong.
  66  12-03-2003 ALSA driver starts working (2 channels).
  67  16-03-2003 More srcblock_setupchannel discoveries.
  68  12-04-2003 AU8830 playback support. Recording in the works.
  69  17-04-2003 vortex_route() and vortex_routes() bug fixes. AU8830 recording
  70                         works now, but chipn' dale effect is still there.
  71  16-05-2003 SrcSetupChannel cleanup. Moved the Src setup stuff entirely
  72             into au88x0_pcm.c .
  73  06-06-2003 Buffer shifter bugfix. Mixer volume fix.
  74  07-12-2003 A3D routing finally fixed. Believed to be OK.
  75  25-03-2004 Many thanks to Claudia, for such valuable bug reports.
  76
  77 */
  78
  79 #include "au88x0.h"
  80 #include "au88x0_a3d.h"
  81 #include <linux/delay.h>
  82
  83 /*  MIXER (CAsp4Mix.s and CAsp4Mixer.s) */
  84
  85 // FIXME: get rid of this.
  86 static int mchannels[NR_MIXIN];
  87 static int rampchs[NR_MIXIN];
  88
  89 static void vortex_mixer_en_sr(vortex_t * vortex, int channel)
  90 {
  91         hwwrite(vortex->mmio, VORTEX_MIXER_SR,
  92                 hwread(vortex->mmio, VORTEX_MIXER_SR) | (0x1 << channel));
  93 }
  94 static void vortex_mixer_dis_sr(vortex_t * vortex, int channel)
  95 {
  96         hwwrite(vortex->mmio, VORTEX_MIXER_SR,
  97                 hwread(vortex->mmio, VORTEX_MIXER_SR) & ~(0x1 << channel));
  98 }
  99
 100 #if 0
 101 static void
 102 vortex_mix_muteinputgain(vortex_t * vortex, unsigned char mix,
 103                          unsigned char channel)
 104 {
 105         hwwrite(vortex->mmio, VORTEX_MIX_INVOL_A + ((mix << 5) + channel),
 106                 0x80);
 107         hwwrite(vortex->mmio, VORTEX_MIX_INVOL_B + ((mix << 5) + channel),
 108                 0x80);
 109 }
 110
 111 static int vortex_mix_getvolume(vortex_t * vortex, unsigned char mix)
 112 {
 113         int a;
 114         a = hwread(vortex->mmio, VORTEX_MIX_VOL_A + (mix << 2)) & 0xff;
 115         //FP2LinearFrac(a);
 116         return (a);
 117 }
 118
 119 static int
 120 vortex_mix_getinputvolume(vortex_t * vortex, unsigned char mix,
 121                           int channel, int *vol)
 122 {
 123         int a;
 124         if (!(mchannels[mix] & (1 << channel)))
 125                 return 0;
 126         a = hwread(vortex->mmio,
 127                    VORTEX_MIX_INVOL_A + (((mix << 5) + channel) << 2));
 128         /*
 129            if (rampchs[mix] == 0)
 130            a = FP2LinearFrac(a);
 131            else
 132            a = FP2LinearFracWT(a);
 133          */
 134         *vol = a;
 135         return (0);
 136 }
 137
 138 static unsigned int vortex_mix_boost6db(unsigned char vol)
 139 {
 140         return (vol + 8);       /* WOW! what a complex function! */
 141 }
 142
 143 static void vortex_mix_rampvolume(vortex_t * vortex, int mix)
 144 {
 145         int ch;
 146         char a;
 147         // This function is intended for ramping down only (see vortex_disableinput()).
 148         for (ch = 0; ch < 0x20; ch++) {
 149                 if (((1 << ch) & rampchs[mix]) == 0)
 150                         continue;
 151                 a = hwread(vortex->mmio,
 152                            VORTEX_MIX_INVOL_B + (((mix << 5) + ch) << 2));
 153                 if (a > -126) {
 154                         a -= 2;
 155                         hwwrite(vortex->mmio,
 156                                 VORTEX_MIX_INVOL_A +
 157                                 (((mix << 5) + ch) << 2), a);
 158                         hwwrite(vortex->mmio,
 159                                 VORTEX_MIX_INVOL_B +
 160                                 (((mix << 5) + ch) << 2), a);
 161                 } else
 162                         vortex_mix_killinput(vortex, mix, ch);
 163         }
 164 }
 165
 166 static int
 167 vortex_mix_getenablebit(vortex_t * vortex, unsigned char mix, int mixin)
 168 {
 169         int addr, temp;
 170         if (mixin >= 0)
 171                 addr = mixin;
 172         else
 173                 addr = mixin + 3;
 174         addr = ((mix << 3) + (addr >> 2)) << 2;
 175         temp = hwread(vortex->mmio, VORTEX_MIX_ENIN + addr);
 176         return ((temp >> (mixin & 3)) & 1);
 177 }
 178 #endif
 179 static void
 180 vortex_mix_setvolumebyte(vortex_t * vortex, unsigned char mix,
 181                          unsigned char vol)
 182 {
 183         int temp;
 184         hwwrite(vortex->mmio, VORTEX_MIX_VOL_A + (mix << 2), vol);
 185         if (1) {                /*if (this_10) */
 186                 temp = hwread(vortex->mmio, VORTEX_MIX_VOL_B + (mix << 2));
 187                 if ((temp != 0x80) || (vol == 0x80))
 188                         return;
 189         }
 190         hwwrite(vortex->mmio, VORTEX_MIX_VOL_B + (mix << 2), vol);
 191 }
 192
 193 static void
 194 vortex_mix_setinputvolumebyte(vortex_t * vortex, unsigned char mix,
 195                               int mixin, unsigned char vol)
 196 {
 197         int temp;
 198
 199         hwwrite(vortex->mmio,
 200                 VORTEX_MIX_INVOL_A + (((mix << 5) + mixin) << 2), vol);
 201         if (1) {                /* this_10, initialized to 1. */
 202                 temp =
 203                     hwread(vortex->mmio,
 204                            VORTEX_MIX_INVOL_B + (((mix << 5) + mixin) << 2));
 205                 if ((temp != 0x80) || (vol == 0x80))
 206                         return;
 207         }
 208         hwwrite(vortex->mmio,
 209                 VORTEX_MIX_INVOL_B + (((mix << 5) + mixin) << 2), vol);
 210 }
 211
 212 static void
 213 vortex_mix_setenablebit(vortex_t * vortex, unsigned char mix, int mixin, int en)
 214 {
 215         int temp, addr;
 216
 217         if (mixin < 0)
 218                 addr = (mixin + 3);
 219         else
 220                 addr = mixin;
 221         addr = ((mix << 3) + (addr >> 2)) << 2;
 222         temp = hwread(vortex->mmio, VORTEX_MIX_ENIN + addr);
 223         if (en)
 224                 temp |= (1 << (mixin & 3));
 225         else
 226                 temp &= ~(1 << (mixin & 3));
 227         /* Mute input. Astatic void crackling? */
 228         hwwrite(vortex->mmio,
 229                 VORTEX_MIX_INVOL_B + (((mix << 5) + mixin) << 2), 0x80);
 230         /* Looks like clear buffer. */
 231         hwwrite(vortex->mmio, VORTEX_MIX_SMP + (mixin << 2), 0x0);
 232         hwwrite(vortex->mmio, VORTEX_MIX_SMP + 4 + (mixin << 2), 0x0);
 233         /* Write enable bit. */
 234         hwwrite(vortex->mmio, VORTEX_MIX_ENIN + addr, temp);
 235 }
 236
 237 static void
 238 vortex_mix_killinput(vortex_t * vortex, unsigned char mix, int mixin)
 239 {
 240         rampchs[mix] &= ~(1 << mixin);
 241         vortex_mix_setinputvolumebyte(vortex, mix, mixin, 0x80);
 242         mchannels[mix] &= ~(1 << mixin);
 243         vortex_mix_setenablebit(vortex, mix, mixin, 0);
 244 }
 245
 246 static void
 247 vortex_mix_enableinput(vortex_t * vortex, unsigned char mix, int mixin)
 248 {
 249         vortex_mix_killinput(vortex, mix, mixin);
 250         if ((mchannels[mix] & (1 << mixin)) == 0) {
 251                 vortex_mix_setinputvolumebyte(vortex, mix, mixin, 0x80);        /*0x80 : mute */
 252                 mchannels[mix] |= (1 << mixin);
 253         }
 254         vortex_mix_setenablebit(vortex, mix, mixin, 1);
 255 }
 256
 257 static void
 258 vortex_mix_disableinput(vortex_t * vortex, unsigned char mix, int channel,
 259                         int ramp)
 260 {
 261         if (ramp) {
 262                 rampchs[mix] |= (1 << channel);
 263                 // Register callback.
 264                 //vortex_mix_startrampvolume(vortex);
 265                 vortex_mix_killinput(vortex, mix, channel);
 266         } else
 267                 vortex_mix_killinput(vortex, mix, channel);
 268 }
 269
 270 static int
 271 vortex_mixer_addWTD(vortex_t * vortex, unsigned char mix, unsigned char ch)
 272 {
 273         int temp, lifeboat = 0, prev;
 274
 275         temp = hwread(vortex->mmio, VORTEX_MIXER_SR);
 276         if ((temp & (1 << ch)) == 0) {
 277                 hwwrite(vortex->mmio, VORTEX_MIXER_CHNBASE + (ch << 2), mix);
 278                 vortex_mixer_en_sr(vortex, ch);
 279                 return 1;
 280         }
 281         prev = VORTEX_MIXER_CHNBASE + (ch << 2);
 282         temp = hwread(vortex->mmio, prev);
 283         while (temp & 0x10) {
 284                 prev = VORTEX_MIXER_RTBASE + ((temp & 0xf) << 2);
 285                 temp = hwread(vortex->mmio, prev);
 286                 //printk(KERN_INFO "vortex: mixAddWTD: while addr=%x, val=%x\n", prev, temp);
 287                 if ((++lifeboat) > 0xf) {
 288                         dev_err(vortex->card->dev,
 289                                 "vortex_mixer_addWTD: lifeboat overflow\n");
 290                         return 0;
 291                 }
 292         }
 293         hwwrite(vortex->mmio, VORTEX_MIXER_RTBASE + ((temp & 0xf) << 2), mix);
 294         hwwrite(vortex->mmio, prev, (temp & 0xf) | 0x10);
 295         return 1;
 296 }
 297
 298 static int
 299 vortex_mixer_delWTD(vortex_t * vortex, unsigned char mix, unsigned char ch)
 300 {
 301         int esp14 = -1, esp18, eax, ebx, edx, ebp, esi = 0;
 302         //int esp1f=edi(while)=src, esp10=ch;
 303
 304         eax = hwread(vortex->mmio, VORTEX_MIXER_SR);
 305         if (((1 << ch) & eax) == 0) {
 306                 dev_err(vortex->card->dev, "mix ALARM %x\n", eax);
 307                 return 0;
 308         }
 309         ebp = VORTEX_MIXER_CHNBASE + (ch << 2);
 310         esp18 = hwread(vortex->mmio, ebp);
 311         if (esp18 & 0x10) {
 312                 ebx = (esp18 & 0xf);
 313                 if (mix == ebx) {
 314                         ebx = VORTEX_MIXER_RTBASE + (mix << 2);
 315                         edx = hwread(vortex->mmio, ebx);
 316                         //7b60
 317                         hwwrite(vortex->mmio, ebp, edx);
 318                         hwwrite(vortex->mmio, ebx, 0);
 319                 } else {
 320                         //7ad3
 321                         edx =
 322                             hwread(vortex->mmio,
 323                                    VORTEX_MIXER_RTBASE + (ebx << 2));
 324                         //printk(KERN_INFO "vortex: mixdelWTD: 1 addr=%x, val=%x, src=%x\n", ebx, edx, src);
 325                         while ((edx & 0xf) != mix) {
 326                                 if ((esi) > 0xf) {
 327                                         dev_err(vortex->card->dev,
 328                                                 "mixdelWTD: error lifeboat overflow\n");
 329                                         return 0;
 330                                 }
 331                                 esp14 = ebx;
 332                                 ebx = edx & 0xf;
 333                                 ebp = ebx << 2;
 334                                 edx =
 335                                     hwread(vortex->mmio,
 336                                            VORTEX_MIXER_RTBASE + ebp);
 337                                 //printk(KERN_INFO "vortex: mixdelWTD: while addr=%x, val=%x\n", ebp, edx);
 338                                 esi++;
 339                         }
 340                         //7b30
 341                         ebp = ebx << 2;
 342                         if (edx & 0x10) {       /* Delete entry in between others */
 343                                 ebx = VORTEX_MIXER_RTBASE + ((edx & 0xf) << 2);
 344                                 edx = hwread(vortex->mmio, ebx);
 345                                 //7b60
 346                                 hwwrite(vortex->mmio,
 347                                         VORTEX_MIXER_RTBASE + ebp, edx);
 348                                 hwwrite(vortex->mmio, ebx, 0);
 349                                 //printk(KERN_INFO "vortex mixdelWTD between addr= 0x%x, val= 0x%x\n", ebp, edx);
 350                         } else {        /* Delete last entry */
 351                                 //7b83
 352                                 if (esp14 == -1)
 353                                         hwwrite(vortex->mmio,
 354                                                 VORTEX_MIXER_CHNBASE +
 355                                                 (ch << 2), esp18 & 0xef);
 356                                 else {
 357                                         ebx = (0xffffffe0 & edx) | (0xf & ebx);
 358                                         hwwrite(vortex->mmio,
 359                                                 VORTEX_MIXER_RTBASE +
 360                                                 (esp14 << 2), ebx);
 361                                         //printk(KERN_INFO "vortex mixdelWTD last addr= 0x%x, val= 0x%x\n", esp14, ebx);
 362                                 }
 363                                 hwwrite(vortex->mmio,
 364                                         VORTEX_MIXER_RTBASE + ebp, 0);
 365                                 return 1;
 366                         }
 367                 }
 368         } else {
 369                 //printk(KERN_INFO "removed last mix\n");
 370                 //7be0
 371                 vortex_mixer_dis_sr(vortex, ch);
 372                 hwwrite(vortex->mmio, ebp, 0);
 373         }
 374         return 1;
 375 }
 376
 377 static void vortex_mixer_init(vortex_t * vortex)
 378 {
 379         u32 addr;
 380         int x;
 381
 382         // FIXME: get rid of this crap.
 383         memset(mchannels, 0, NR_MIXOUT * sizeof(int));
 384         memset(rampchs, 0, NR_MIXOUT * sizeof(int));
 385
 386         addr = VORTEX_MIX_SMP + 0x17c;
 387         for (x = 0x5f; x >= 0; x--) {
 388                 hwwrite(vortex->mmio, addr, 0);
 389                 addr -= 4;
 390         }
 391         addr = VORTEX_MIX_ENIN + 0x1fc;
 392         for (x = 0x7f; x >= 0; x--) {
 393                 hwwrite(vortex->mmio, addr, 0);
 394                 addr -= 4;
 395         }
 396         addr = VORTEX_MIX_SMP + 0x17c;
 397         for (x = 0x5f; x >= 0; x--) {
 398                 hwwrite(vortex->mmio, addr, 0);
 399                 addr -= 4;
 400         }
 401         addr = VORTEX_MIX_INVOL_A + 0x7fc;
 402         for (x = 0x1ff; x >= 0; x--) {
 403                 hwwrite(vortex->mmio, addr, 0x80);
 404                 addr -= 4;
 405         }
 406         addr = VORTEX_MIX_VOL_A + 0x3c;
 407         for (x = 0xf; x >= 0; x--) {
 408                 hwwrite(vortex->mmio, addr, 0x80);
 409                 addr -= 4;
 410         }
 411         addr = VORTEX_MIX_INVOL_B + 0x7fc;
 412         for (x = 0x1ff; x >= 0; x--) {
 413                 hwwrite(vortex->mmio, addr, 0x80);
 414                 addr -= 4;
 415         }
 416         addr = VORTEX_MIX_VOL_B + 0x3c;
 417         for (x = 0xf; x >= 0; x--) {
 418                 hwwrite(vortex->mmio, addr, 0x80);
 419                 addr -= 4;
 420         }
 421         addr = VORTEX_MIXER_RTBASE + (MIXER_RTBASE_SIZE - 1) * 4;
 422         for (x = (MIXER_RTBASE_SIZE - 1); x >= 0; x--) {
 423                 hwwrite(vortex->mmio, addr, 0x0);
 424                 addr -= 4;
 425         }
 426         hwwrite(vortex->mmio, VORTEX_MIXER_SR, 0);
 427
 428         /* Set clipping ceiling (this may be all wrong). */
 429         /*
 430         for (x = 0; x < 0x80; x++) {
 431                 hwwrite(vortex->mmio, VORTEX_MIXER_CLIP + (x << 2), 0x3ffff);
 432         }
 433         */
 434         /*
 435            call CAsp4Mix__Initialize_CAsp4HwIO____CAsp4Mixer____
 436            Register ISR callback for volume smooth fade out.
 437            Maybe this avoids clicks when press "stop" ?
 438          */
 439 }
 440
 441 /*  SRC (CAsp4Src.s and CAsp4SrcBlock) */
 442
 443 static void vortex_src_en_sr(vortex_t * vortex, int channel)
 444 {
 445         hwwrite(vortex->mmio, VORTEX_SRCBLOCK_SR,
 446                 hwread(vortex->mmio, VORTEX_SRCBLOCK_SR) | (0x1 << channel));
 447 }
 448
 449 static void vortex_src_dis_sr(vortex_t * vortex, int channel)
 450 {
 451         hwwrite(vortex->mmio, VORTEX_SRCBLOCK_SR,
 452                 hwread(vortex->mmio, VORTEX_SRCBLOCK_SR) & ~(0x1 << channel));
 453 }
 454
 455 static void vortex_src_flushbuffers(vortex_t * vortex, unsigned char src)
 456 {
 457         int i;
 458
 459         for (i = 0x1f; i >= 0; i--)
 460                 hwwrite(vortex->mmio,
 461                         VORTEX_SRC_DATA0 + (src << 7) + (i << 2), 0);
 462         hwwrite(vortex->mmio, VORTEX_SRC_DATA + (src << 3), 0);
 463         hwwrite(vortex->mmio, VORTEX_SRC_DATA + (src << 3) + 4, 0);
 464 }
 465
 466 static void vortex_src_cleardrift(vortex_t * vortex, unsigned char src)
 467 {
 468         hwwrite(vortex->mmio, VORTEX_SRC_DRIFT0 + (src << 2), 0);
 469         hwwrite(vortex->mmio, VORTEX_SRC_DRIFT1 + (src << 2), 0);
 470         hwwrite(vortex->mmio, VORTEX_SRC_DRIFT2 + (src << 2), 1);
 471 }
 472
 473 static void
 474 vortex_src_set_throttlesource(vortex_t * vortex, unsigned char src, int en)
 475 {
 476         int temp;
 477
 478         temp = hwread(vortex->mmio, VORTEX_SRC_SOURCE);
 479         if (en)
 480                 temp |= 1 << src;
 481         else
 482                 temp &= ~(1 << src);
 483         hwwrite(vortex->mmio, VORTEX_SRC_SOURCE, temp);
 484 }
 485
 486 static int
 487 vortex_src_persist_convratio(vortex_t * vortex, unsigned char src, int ratio)
 488 {
 489         int temp, lifeboat = 0;
 490
 491         do {
 492                 hwwrite(vortex->mmio, VORTEX_SRC_CONVRATIO + (src << 2), ratio);
 493                 temp = hwread(vortex->mmio, VORTEX_SRC_CONVRATIO + (src << 2));
 494                 if ((++lifeboat) > 0x9) {
 495                         dev_err(vortex->card->dev, "Src cvr fail\n");
 496                         break;
 497                 }
 498         }
 499         while (temp != ratio);
 500         return temp;
 501 }
 502
 503 #if 0
 504 static void vortex_src_slowlock(vortex_t * vortex, unsigned char src)
 505 {
 506         int temp;
 507
 508         hwwrite(vortex->mmio, VORTEX_SRC_DRIFT2 + (src << 2), 1);
 509         hwwrite(vortex->mmio, VORTEX_SRC_DRIFT0 + (src << 2), 0);
 510         temp = hwread(vortex->mmio, VORTEX_SRC_U0 + (src << 2));
 511         if (temp & 0x200)
 512                 hwwrite(vortex->mmio, VORTEX_SRC_U0 + (src << 2),
 513                         temp & ~0x200L);
 514 }
 515
 516 static void
 517 vortex_src_change_convratio(vortex_t * vortex, unsigned char src, int ratio)
 518 {
 519         int temp, a;
 520
 521         if ((ratio & 0x10000) && (ratio != 0x10000)) {
 522                 if (ratio & 0x3fff)
 523                         a = (0x11 - ((ratio >> 0xe) & 0x3)) - 1;
 524                 else
 525                         a = (0x11 - ((ratio >> 0xe) & 0x3)) - 2;
 526         } else
 527                 a = 0xc;
 528         temp = hwread(vortex->mmio, VORTEX_SRC_U0 + (src << 2));
 529         if (((temp >> 4) & 0xf) != a)
 530                 hwwrite(vortex->mmio, VORTEX_SRC_U0 + (src << 2),
 531                         (temp & 0xf) | ((a & 0xf) << 4));
 532
 533         vortex_src_persist_convratio(vortex, src, ratio);
 534 }
 535
 536 static int
 537 vortex_src_checkratio(vortex_t * vortex, unsigned char src,
 538                       unsigned int desired_ratio)
 539 {
 540         int hw_ratio, lifeboat = 0;
 541
 542         hw_ratio = hwread(vortex->mmio, VORTEX_SRC_CONVRATIO + (src << 2));
 543
 544         while (hw_ratio != desired_ratio) {
 545                 hwwrite(vortex->mmio, VORTEX_SRC_CONVRATIO + (src << 2), desired_ratio);
 546
 547                 if ((lifeboat++) > 15) {
 548                         pr_err( "Vortex: could not set src-%d from %d to %d\n",
 549                                src, hw_ratio, desired_ratio);
 550                         break;
 551                 }
 552         }
 553
 554         return hw_ratio;
 555 }
 556
 557 #endif
 558 /*
 559  Objective: Set samplerate for given SRC module.
 560  Arguments:
 561         card:   pointer to vortex_t strcut.
 562         src:    Integer index of the SRC module.
 563         cr:             Current sample rate conversion factor.
 564         b:              unknown 16 bit value.
 565         sweep:  Enable Samplerate fade from cr toward tr flag.
 566         dirplay: 1: playback, 0: recording.
 567         sl:             Slow Lock flag.
 568         tr:             Target samplerate conversion.
 569         thsource: Throttle source flag (no idea what that means).
 570 */
 571 static void vortex_src_setupchannel(vortex_t * card, unsigned char src,
 572                         unsigned int cr, unsigned int b, int sweep, int d,
 573                         int dirplay, int sl, unsigned int tr, int thsource)
 574 {
 575         // noplayback: d=2,4,7,0xa,0xb when using first 2 src's.
 576         // c: enables pitch sweep.
 577         // looks like g is c related. Maybe g is a sweep parameter ?
 578         // g = cvr
 579         // dirplay: 0 = recording, 1 = playback
 580         // d = src hw index.
 581
 582         int esi, ebp = 0, esp10;
 583
 584         vortex_src_flushbuffers(card, src);
 585
 586         if (sweep) {
 587                 if ((tr & 0x10000) && (tr != 0x10000)) {
 588                         tr = 0;
 589                         esi = 0x7;
 590                 } else {
 591                         if ((((short)tr) < 0) && (tr != 0x8000)) {
 592                                 tr = 0;
 593                                 esi = 0x8;
 594                         } else {
 595                                 tr = 1;
 596                                 esi = 0xc;
 597                         }
 598                 }
 599         } else {
 600                 if ((cr & 0x10000) && (cr != 0x10000)) {
 601                         tr = 0; /*ebx = 0 */
 602                         esi = 0x11 - ((cr >> 0xe) & 7);
 603                         if (cr & 0x3fff)
 604                                 esi -= 1;
 605                         else
 606                                 esi -= 2;
 607                 } else {
 608                         tr = 1;
 609                         esi = 0xc;
 610                 }
 611         }
 612         vortex_src_cleardrift(card, src);
 613         vortex_src_set_throttlesource(card, src, thsource);
 614
 615         if ((dirplay == 0) && (sweep == 0)) {
 616                 if (tr)
 617                         esp10 = 0xf;
 618                 else
 619                         esp10 = 0xc;
 620                 ebp = 0;
 621         } else {
 622                 if (tr)
 623                         ebp = 0xf;
 624                 else
 625                         ebp = 0xc;
 626                 esp10 = 0;
 627         }
 628         hwwrite(card->mmio, VORTEX_SRC_U0 + (src << 2),
 629                 (sl << 0x9) | (sweep << 0x8) | ((esi & 0xf) << 4) | d);
 630         /* 0xc0   esi=0xc c=f=0 d=0 */
 631         vortex_src_persist_convratio(card, src, cr);
 632         hwwrite(card->mmio, VORTEX_SRC_U1 + (src << 2), b & 0xffff);
 633         /* 0   b=0 */
 634         hwwrite(card->mmio, VORTEX_SRC_U2 + (src << 2),
 635                 (tr << 0x11) | (dirplay << 0x10) | (ebp << 0x8) | esp10);
 636         /* 0x30f00 e=g=1 esp10=0 ebp=f */
 637         //printk(KERN_INFO "vortex: SRC %d, d=0x%x, esi=0x%x, esp10=0x%x, ebp=0x%x\n", src, d, esi, esp10, ebp);
 638 }
 639
 640 static void vortex_srcblock_init(vortex_t * vortex)
 641 {
 642         u32 addr;
 643         int x;
 644         hwwrite(vortex->mmio, VORTEX_SRC_SOURCESIZE, 0x1ff);
 645         /*
 646            for (x=0; x<0x10; x++) {
 647            vortex_src_init(&vortex_src[x], x);
 648            }
 649          */
 650         //addr = 0xcc3c;
 651         //addr = 0x26c3c;
 652         addr = VORTEX_SRC_RTBASE + 0x3c;
 653         for (x = 0xf; x >= 0; x--) {
 654                 hwwrite(vortex->mmio, addr, 0);
 655                 addr -= 4;
 656         }
 657         //addr = 0xcc94;
 658         //addr = 0x26c94;
 659         addr = VORTEX_SRC_CHNBASE + 0x54;
 660         for (x = 0x15; x >= 0; x--) {
 661                 hwwrite(vortex->mmio, addr, 0);
 662                 addr -= 4;
 663         }
 664 }
 665
 666 static int
 667 vortex_src_addWTD(vortex_t * vortex, unsigned char src, unsigned char ch)
 668 {
 669         int temp, lifeboat = 0, prev;
 670         // esp13 = src
 671
 672         temp = hwread(vortex->mmio, VORTEX_SRCBLOCK_SR);
 673         if ((temp & (1 << ch)) == 0) {
 674                 hwwrite(vortex->mmio, VORTEX_SRC_CHNBASE + (ch << 2), src);
 675                 vortex_src_en_sr(vortex, ch);
 676                 return 1;
 677         }
 678         prev = VORTEX_SRC_CHNBASE + (ch << 2);  /*ebp */
 679         temp = hwread(vortex->mmio, prev);
 680         //while (temp & NR_SRC) {
 681         while (temp & 0x10) {
 682                 prev = VORTEX_SRC_RTBASE + ((temp & 0xf) << 2); /*esp12 */
 683                 //prev = VORTEX_SRC_RTBASE + ((temp & (NR_SRC-1)) << 2); /*esp12*/
 684                 temp = hwread(vortex->mmio, prev);
 685                 //printk(KERN_INFO "vortex: srcAddWTD: while addr=%x, val=%x\n", prev, temp);
 686                 if ((++lifeboat) > 0xf) {
 687                         dev_err(vortex->card->dev,
 688                                 "vortex_src_addWTD: lifeboat overflow\n");
 689                         return 0;
 690                 }
 691         }
 692         hwwrite(vortex->mmio, VORTEX_SRC_RTBASE + ((temp & 0xf) << 2), src);
 693         //hwwrite(vortex->mmio, prev, (temp & (NR_SRC-1)) | NR_SRC);
 694         hwwrite(vortex->mmio, prev, (temp & 0xf) | 0x10);
 695         return 1;
 696 }
 697
 698 static int
 699 vortex_src_delWTD(vortex_t * vortex, unsigned char src, unsigned char ch)
 700 {
 701         int esp14 = -1, esp18, eax, ebx, edx, ebp, esi = 0;
 702         //int esp1f=edi(while)=src, esp10=ch;
 703
 704         eax = hwread(vortex->mmio, VORTEX_SRCBLOCK_SR);
 705         if (((1 << ch) & eax) == 0) {
 706                 dev_err(vortex->card->dev, "src alarm\n");
 707                 return 0;
 708         }
 709         ebp = VORTEX_SRC_CHNBASE + (ch << 2);
 710         esp18 = hwread(vortex->mmio, ebp);
 711         if (esp18 & 0x10) {
 712                 ebx = (esp18 & 0xf);
 713                 if (src == ebx) {
 714                         ebx = VORTEX_SRC_RTBASE + (src << 2);
 715                         edx = hwread(vortex->mmio, ebx);
 716                         //7b60
 717                         hwwrite(vortex->mmio, ebp, edx);
 718                         hwwrite(vortex->mmio, ebx, 0);
 719                 } else {
 720                         //7ad3
 721                         edx =
 722                             hwread(vortex->mmio,
 723                                    VORTEX_SRC_RTBASE + (ebx << 2));
 724                         //printk(KERN_INFO "vortex: srcdelWTD: 1 addr=%x, val=%x, src=%x\n", ebx, edx, src);
 725                         while ((edx & 0xf) != src) {
 726                                 if ((esi) > 0xf) {
 727                                         dev_warn(vortex->card->dev,
 728                                                  "srcdelWTD: error, lifeboat overflow\n");
 729                                         return 0;
 730                                 }
 731                                 esp14 = ebx;
 732                                 ebx = edx & 0xf;
 733                                 ebp = ebx << 2;
 734                                 edx =
 735                                     hwread(vortex->mmio,
 736                                            VORTEX_SRC_RTBASE + ebp);
 737                                 //printk(KERN_INFO "vortex: srcdelWTD: while addr=%x, val=%x\n", ebp, edx);
 738                                 esi++;
 739                         }
 740                         //7b30
 741                         ebp = ebx << 2;
 742                         if (edx & 0x10) {       /* Delete entry in between others */
 743                                 ebx = VORTEX_SRC_RTBASE + ((edx & 0xf) << 2);
 744                                 edx = hwread(vortex->mmio, ebx);
 745                                 //7b60
 746                                 hwwrite(vortex->mmio,
 747                                         VORTEX_SRC_RTBASE + ebp, edx);
 748                                 hwwrite(vortex->mmio, ebx, 0);
 749                                 //printk(KERN_INFO "vortex srcdelWTD between addr= 0x%x, val= 0x%x\n", ebp, edx);
 750                         } else {        /* Delete last entry */
 751                                 //7b83
 752                                 if (esp14 == -1)
 753                                         hwwrite(vortex->mmio,
 754                                                 VORTEX_SRC_CHNBASE +
 755                                                 (ch << 2), esp18 & 0xef);
 756                                 else {
 757                                         ebx = (0xffffffe0 & edx) | (0xf & ebx);
 758                                         hwwrite(vortex->mmio,
 759                                                 VORTEX_SRC_RTBASE +
 760                                                 (esp14 << 2), ebx);
 761                                         //printk(KERN_INFO"vortex srcdelWTD last addr= 0x%x, val= 0x%x\n", esp14, ebx);
 762                                 }
 763                                 hwwrite(vortex->mmio,
 764                                         VORTEX_SRC_RTBASE + ebp, 0);
 765                                 return 1;
 766                         }
 767                 }
 768         } else {
 769                 //7be0
 770                 vortex_src_dis_sr(vortex, ch);
 771                 hwwrite(vortex->mmio, ebp, 0);
 772         }
 773         return 1;
 774 }
 775
 776  /*FIFO*/
 777
 778 static void
 779 vortex_fifo_clearadbdata(vortex_t * vortex, int fifo, int x)
 780 {
 781         for (x--; x >= 0; x--)
 782                 hwwrite(vortex->mmio,
 783                         VORTEX_FIFO_ADBDATA +
 784                         (((fifo << FIFO_SIZE_BITS) + x) << 2), 0);
 785 }
 786
 787 #if 0
 788 static void vortex_fifo_adbinitialize(vortex_t * vortex, int fifo, int j)
 789 {
 790         vortex_fifo_clearadbdata(vortex, fifo, FIFO_SIZE);
 791 #ifdef CHIP_AU8820
 792         hwwrite(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2),
 793                 (FIFO_U1 | ((j & FIFO_MASK) << 0xb)));
 794 #else
 795         hwwrite(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2),
 796                 (FIFO_U1 | ((j & FIFO_MASK) << 0xc)));
 797 #endif
 798 }
 799 #endif
 800 static void vortex_fifo_setadbvalid(vortex_t * vortex, int fifo, int en)
 801 {
 802         hwwrite(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2),
 803                 (hwread(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2)) &
 804                  0xffffffef) | ((1 & en) << 4) | FIFO_U1);
 805 }
 806
 807 static void
 808 vortex_fifo_setadbctrl(vortex_t * vortex, int fifo, int stereo, int priority,
 809                        int empty, int valid, int f)
 810 {
 811         int temp, lifeboat = 0;
 812         //int this_8[NR_ADB] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}; /* position */
 813         int this_4 = 0x2;
 814         /* f seems priority related.
 815          * CAsp4AdbDma::SetPriority is the only place that calls SetAdbCtrl with f set to 1
 816          * every where else it is set to 0. It seems, however, that CAsp4AdbDma::SetPriority
 817          * is never called, thus the f related bits remain a mystery for now.
 818          */
 819         do {
 820                 temp = hwread(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2));
 821                 if (lifeboat++ > 0xbb8) {
 822                         dev_err(vortex->card->dev,
 823                                 "vortex_fifo_setadbctrl fail\n");
 824                         break;
 825                 }
 826         }
 827         while (temp & FIFO_RDONLY);
 828
 829         // AU8830 semes to take some special care about fifo content (data).
 830         // But i'm just to lazy to translate that :)
 831         if (valid) {
 832                 if ((temp & FIFO_VALID) == 0) {
 833                         //this_8[fifo] = 0;
 834                         vortex_fifo_clearadbdata(vortex, fifo, FIFO_SIZE);      // this_4
 835 #ifdef CHIP_AU8820
 836                         temp = (this_4 & 0x1f) << 0xb;
 837 #else
 838                         temp = (this_4 & 0x3f) << 0xc;
 839 #endif
 840                         temp = (temp & 0xfffffffd) | ((stereo & 1) << 1);
 841                         temp = (temp & 0xfffffff3) | ((priority & 3) << 2);
 842                         temp = (temp & 0xffffffef) | ((valid & 1) << 4);
 843                         temp |= FIFO_U1;
 844                         temp = (temp & 0xffffffdf) | ((empty & 1) << 5);
 845 #ifdef CHIP_AU8820
 846                         temp = (temp & 0xfffbffff) | ((f & 1) << 0x12);
 847 #endif
 848 #ifdef CHIP_AU8830
 849                         temp = (temp & 0xf7ffffff) | ((f & 1) << 0x1b);
 850                         temp = (temp & 0xefffffff) | ((f & 1) << 0x1c);
 851 #endif
 852 #ifdef CHIP_AU8810
 853                         temp = (temp & 0xfeffffff) | ((f & 1) << 0x18);
 854                         temp = (temp & 0xfdffffff) | ((f & 1) << 0x19);
 855 #endif
 856                 }
 857         } else {
 858                 if (temp & FIFO_VALID) {
 859 #ifdef CHIP_AU8820
 860                         temp = ((f & 1) << 0x12) | (temp & 0xfffbffef);
 861 #endif
 862 #ifdef CHIP_AU8830
 863                         temp =
 864                             ((f & 1) << 0x1b) | (temp & 0xe7ffffef) | FIFO_BITS;
 865 #endif
 866 #ifdef CHIP_AU8810
 867                         temp =
 868                             ((f & 1) << 0x18) | (temp & 0xfcffffef) | FIFO_BITS;
 869 #endif
 870                 } else
 871                         /*if (this_8[fifo]) */
 872                         vortex_fifo_clearadbdata(vortex, fifo, FIFO_SIZE);
 873         }
 874         hwwrite(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2), temp);
 875         hwread(vortex->mmio, VORTEX_FIFO_ADBCTRL + (fifo << 2));
 876 }
 877
 878 #ifndef CHIP_AU8810
 879 static void vortex_fifo_clearwtdata(vortex_t * vortex, int fifo, int x)
 880 {
 881         if (x < 1)
 882                 return;
 883         for (x--; x >= 0; x--)
 884                 hwwrite(vortex->mmio,
 885                         VORTEX_FIFO_WTDATA +
 886                         (((fifo << FIFO_SIZE_BITS) + x) << 2), 0);
 887 }
 888
 889 static void vortex_fifo_wtinitialize(vortex_t * vortex, int fifo, int j)
 890 {
 891         vortex_fifo_clearwtdata(vortex, fifo, FIFO_SIZE);
 892 #ifdef CHIP_AU8820
 893         hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2),
 894                 (FIFO_U1 | ((j & FIFO_MASK) << 0xb)));
 895 #else
 896         hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2),
 897                 (FIFO_U1 | ((j & FIFO_MASK) << 0xc)));
 898 #endif
 899 }
 900
 901 static void vortex_fifo_setwtvalid(vortex_t * vortex, int fifo, int en)
 902 {
 903         hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2),
 904                 (hwread(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2)) &
 905                  0xffffffef) | ((en & 1) << 4) | FIFO_U1);
 906 }
 907
 908 static void
 909 vortex_fifo_setwtctrl(vortex_t * vortex, int fifo, int ctrl, int priority,
 910                       int empty, int valid, int f)
 911 {
 912         int temp = 0, lifeboat = 0;
 913         int this_4 = 2;
 914
 915         do {
 916                 temp = hwread(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2));
 917                 if (lifeboat++ > 0xbb8) {
 918                         dev_err(vortex->card->dev,
 919                                 "vortex_fifo_setwtctrl fail\n");
 920                         break;
 921                 }
 922         }
 923         while (temp & FIFO_RDONLY);
 924
 925         if (valid) {
 926                 if ((temp & FIFO_VALID) == 0) {
 927                         vortex_fifo_clearwtdata(vortex, fifo, FIFO_SIZE);       // this_4
 928 #ifdef CHIP_AU8820
 929                         temp = (this_4 & 0x1f) << 0xb;
 930 #else
 931                         temp = (this_4 & 0x3f) << 0xc;
 932 #endif
 933                         temp = (temp & 0xfffffffd) | ((ctrl & 1) << 1);
 934                         temp = (temp & 0xfffffff3) | ((priority & 3) << 2);
 935                         temp = (temp & 0xffffffef) | ((valid & 1) << 4);
 936                         temp |= FIFO_U1;
 937                         temp = (temp & 0xffffffdf) | ((empty & 1) << 5);
 938 #ifdef CHIP_AU8820
 939                         temp = (temp & 0xfffbffff) | ((f & 1) << 0x12);
 940 #endif
 941 #ifdef CHIP_AU8830
 942                         temp = (temp & 0xf7ffffff) | ((f & 1) << 0x1b);
 943                         temp = (temp & 0xefffffff) | ((f & 1) << 0x1c);
 944 #endif
 945 #ifdef CHIP_AU8810
 946                         temp = (temp & 0xfeffffff) | ((f & 1) << 0x18);
 947                         temp = (temp & 0xfdffffff) | ((f & 1) << 0x19);
 948 #endif
 949                 }
 950         } else {
 951                 if (temp & FIFO_VALID) {
 952 #ifdef CHIP_AU8820
 953                         temp = ((f & 1) << 0x12) | (temp & 0xfffbffef);
 954 #endif
 955 #ifdef CHIP_AU8830
 956                         temp =
 957                             ((f & 1) << 0x1b) | (temp & 0xe7ffffef) | FIFO_BITS;
 958 #endif
 959 #ifdef CHIP_AU8810
 960                         temp =
 961                             ((f & 1) << 0x18) | (temp & 0xfcffffef) | FIFO_BITS;
 962 #endif
 963                 } else
 964                         /*if (this_8[fifo]) */
 965                         vortex_fifo_clearwtdata(vortex, fifo, FIFO_SIZE);
 966         }
 967         hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2), temp);
 968         hwread(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2));
 969
 970 /*
 971     do {
 972                 temp = hwread(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2));
 973                 if (lifeboat++ > 0xbb8) {
 974                         pr_err( "Vortex: vortex_fifo_setwtctrl fail (hanging)\n");
 975                         break;
 976                 }
 977     } while ((temp & FIFO_RDONLY)&&(temp & FIFO_VALID)&&(temp != 0xFFFFFFFF));
 978
 979
 980         if (valid) {
 981                 if (temp & FIFO_VALID) {
 982                         temp = 0x40000;
 983                         //temp |= 0x08000000;
 984                         //temp |= 0x10000000;
 985                         //temp |= 0x04000000;
 986                         //temp |= 0x00400000;
 987                         temp |= 0x1c400000;
 988                         temp &= 0xFFFFFFF3;
 989                         temp &= 0xFFFFFFEF;
 990                         temp |= (valid & 1) << 4;
 991                         hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2), temp);
 992                         return;
 993                 } else {
 994                         vortex_fifo_clearwtdata(vortex, fifo, FIFO_SIZE);
 995                         return;
 996                 }
 997         } else {
 998                 temp &= 0xffffffef;
 999                 temp |= 0x08000000;
1000                 temp |= 0x10000000;
1001                 temp |= 0x04000000;
1002                 temp |= 0x00400000;
1003                 hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2), temp);
1004                 temp = hwread(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2));
1005                 //((temp >> 6) & 0x3f)
1006
1007                 priority = 0;
1008                 if (((temp & 0x0fc0) ^ ((temp >> 6) & 0x0fc0)) & 0FFFFFFC0)
1009                         vortex_fifo_clearwtdata(vortex, fifo, FIFO_SIZE);
1010                 valid = 0xfb;
1011                 temp = (temp & 0xfffffffd) | ((ctrl & 1) << 1);
1012                 temp = (temp & 0xfffdffff) | ((f & 1) << 0x11);
1013                 temp = (temp & 0xfffffff3) | ((priority & 3) << 2);
1014                 temp = (temp & 0xffffffef) | ((valid & 1) << 4);
1015                 temp = (temp & 0xffffffdf) | ((empty & 1) << 5);
1016                 hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2), temp);
1017         }
1018
1019         */
1020
1021         /*
1022            temp = (temp & 0xfffffffd) | ((ctrl & 1) << 1);
1023            temp = (temp & 0xfffdffff) | ((f & 1) << 0x11);
1024            temp = (temp & 0xfffffff3) | ((priority & 3) << 2);
1025            temp = (temp & 0xffffffef) | ((valid & 1) << 4);
1026            temp = (temp & 0xffffffdf) | ((empty & 1) << 5);
1027            #ifdef FIFO_BITS
1028            temp = temp | FIFO_BITS | 40000;
1029            #endif
1030            // 0x1c440010, 0x1c400000
1031            hwwrite(vortex->mmio, VORTEX_FIFO_WTCTRL + (fifo << 2), temp);
1032          */
1033 }
1034
1035 #endif
1036 static void vortex_fifo_init(vortex_t * vortex)
1037 {
1038         int x;
1039         u32 addr;
1040
1041         /* ADB DMA channels fifos. */
1042         addr = VORTEX_FIFO_ADBCTRL + ((NR_ADB - 1) * 4);
1043         for (x = NR_ADB - 1; x >= 0; x--) {
1044                 hwwrite(vortex->mmio, addr, (FIFO_U0 | FIFO_U1));
1045                 if (hwread(vortex->mmio, addr) != (FIFO_U0 | FIFO_U1))
1046                         dev_err(vortex->card->dev, "bad adb fifo reset!");
1047                 vortex_fifo_clearadbdata(vortex, x, FIFO_SIZE);
1048                 addr -= 4;
1049         }
1050
1051 #ifndef CHIP_AU8810
1052         /* WT DMA channels fifos. */
1053         addr = VORTEX_FIFO_WTCTRL + ((NR_WT - 1) * 4);
1054         for (x = NR_WT - 1; x >= 0; x--) {
1055                 hwwrite(vortex->mmio, addr, FIFO_U0);
1056                 if (hwread(vortex->mmio, addr) != FIFO_U0)
1057                         dev_err(vortex->card->dev,
1058                                 "bad wt fifo reset (0x%08x, 0x%08x)!\n",
1059                                 addr, hwread(vortex->mmio, addr));
1060                 vortex_fifo_clearwtdata(vortex, x, FIFO_SIZE);
1061                 addr -= 4;
1062         }
1063 #endif
1064         /* trigger... */
1065 #ifdef CHIP_AU8820
1066         hwwrite(vortex->mmio, 0xf8c0, 0xd03);   //0x0843 0xd6b
1067 #else
1068 #ifdef CHIP_AU8830
1069         hwwrite(vortex->mmio, 0x17000, 0x61);   /* wt a */
1070         hwwrite(vortex->mmio, 0x17004, 0x61);   /* wt b */
1071 #endif
1072         hwwrite(vortex->mmio, 0x17008, 0x61);   /* adb */
1073 #endif
1074 }
1075
1076 /* ADBDMA */
1077
1078 static void vortex_adbdma_init(vortex_t * vortex)
1079 {
1080 }
1081
1082 static void vortex_adbdma_setfirstbuffer(vortex_t * vortex, int adbdma)
1083 {
1084         stream_t *dma = &vortex->dma_adb[adbdma];
1085
1086         hwwrite(vortex->mmio, VORTEX_ADBDMA_CTRL + (adbdma << 2),
1087                 dma->dma_ctrl);
1088 }
1089
1090 static void vortex_adbdma_setstartbuffer(vortex_t * vortex, int adbdma, int sb)
1091 {
1092         stream_t *dma = &vortex->dma_adb[adbdma];
1093         //hwwrite(vortex->mmio, VORTEX_ADBDMA_START + (adbdma << 2), sb << (((NR_ADB-1)-((adbdma&0xf)*2))));
1094         hwwrite(vortex->mmio, VORTEX_ADBDMA_START + (adbdma << 2),
1095                 sb << ((0xf - (adbdma & 0xf)) * 2));
1096         dma->period_real = dma->period_virt = sb;
1097 }
1098
1099 static void
1100 vortex_adbdma_setbuffers(vortex_t * vortex, int adbdma,
1101                          int psize, int count)
1102 {
1103         stream_t *dma = &vortex->dma_adb[adbdma];
1104
1105         dma->period_bytes = psize;
1106         dma->nr_periods = count;
1107
1108         dma->cfg0 = 0;
1109         dma->cfg1 = 0;
1110         switch (count) {
1111                 /* Four or more pages */
1112         default:
1113         case 4:
1114                 dma->cfg1 |= 0x88000000 | 0x44000000 | 0x30000000 | (psize - 1);
1115                 hwwrite(vortex->mmio,
1116                         VORTEX_ADBDMA_BUFBASE + (adbdma << 4) + 0xc,
1117                         snd_pcm_sgbuf_get_addr(dma->substream, psize * 3));
1118                 /* 3 pages */
1119         case 3:
1120                 dma->cfg0 |= 0x12000000;
1121                 dma->cfg1 |= 0x80000000 | 0x40000000 | ((psize - 1) << 0xc);
1122                 hwwrite(vortex->mmio,
1123                         VORTEX_ADBDMA_BUFBASE + (adbdma << 4) + 0x8,
1124                         snd_pcm_sgbuf_get_addr(dma->substream, psize * 2));
1125                 /* 2 pages */
1126         case 2:
1127                 dma->cfg0 |= 0x88000000 | 0x44000000 | 0x10000000 | (psize - 1);
1128                 hwwrite(vortex->mmio,
1129                         VORTEX_ADBDMA_BUFBASE + (adbdma << 4) + 0x4,
1130                         snd_pcm_sgbuf_get_addr(dma->substream, psize));
1131                 /* 1 page */
1132         case 1:
1133                 dma->cfg0 |= 0x80000000 | 0x40000000 | ((psize - 1) << 0xc);
1134                 hwwrite(vortex->mmio,
1135                         VORTEX_ADBDMA_BUFBASE + (adbdma << 4),
1136                         snd_pcm_sgbuf_get_addr(dma->substream, 0));
1137                 break;
1138         }
1139         /*
1140         pr_debug( "vortex: cfg0 = 0x%x\nvortex: cfg1=0x%x\n",
1141                dma->cfg0, dma->cfg1);
1142         */
1143         hwwrite(vortex->mmio, VORTEX_ADBDMA_BUFCFG0 + (adbdma << 3), dma->cfg0);
1144         hwwrite(vortex->mmio, VORTEX_ADBDMA_BUFCFG1 + (adbdma << 3), dma->cfg1);
1145
1146         vortex_adbdma_setfirstbuffer(vortex, adbdma);
1147         vortex_adbdma_setstartbuffer(vortex, adbdma, 0);
1148 }
1149
1150 static void
1151 vortex_adbdma_setmode(vortex_t * vortex, int adbdma, int ie, int dir,
1152                       int fmt, int stereo, u32 offset)
1153 {
1154         stream_t *dma = &vortex->dma_adb[adbdma];
1155
1156         dma->dma_unknown = stereo;
1157         dma->dma_ctrl =
1158             ((offset & OFFSET_MASK) | (dma->dma_ctrl & ~OFFSET_MASK));
1159         /* Enable PCMOUT interrupts. */
1160         dma->dma_ctrl =
1161             (dma->dma_ctrl & ~IE_MASK) | ((ie << IE_SHIFT) & IE_MASK);
1162
1163         dma->dma_ctrl =
1164             (dma->dma_ctrl & ~DIR_MASK) | ((dir << DIR_SHIFT) & DIR_MASK);
1165         dma->dma_ctrl =
1166             (dma->dma_ctrl & ~FMT_MASK) | ((fmt << FMT_SHIFT) & FMT_MASK);
1167
1168         hwwrite(vortex->mmio, VORTEX_ADBDMA_CTRL + (adbdma << 2),
1169                 dma->dma_ctrl);
1170         hwread(vortex->mmio, VORTEX_ADBDMA_CTRL + (adbdma << 2));
1171 }
1172
1173 static int vortex_adbdma_bufshift(vortex_t * vortex, int adbdma)
1174 {
1175         stream_t *dma = &vortex->dma_adb[adbdma];
1176         int page, p, pp, delta, i;
1177
1178         page =
1179             (hwread(vortex->mmio, VORTEX_ADBDMA_STAT + (adbdma << 2)) &
1180              ADB_SUBBUF_MASK) >> ADB_SUBBUF_SHIFT;
1181         if (dma->nr_periods >= 4)
1182                 delta = (page - dma->period_real) & 3;
1183         else {
1184                 delta = (page - dma->period_real);
1185                 if (delta < 0)
1186                         delta += dma->nr_periods;
1187         }
1188         if (delta == 0)
1189                 return 0;
1190
1191         /* refresh hw page table */
1192         if (dma->nr_periods > 4) {
1193                 for (i = 0; i < delta; i++) {
1194                         /* p: audio buffer page index */
1195                         p = dma->period_virt + i + 4;
1196                         if (p >= dma->nr_periods)
1197                                 p -= dma->nr_periods;
1198                         /* pp: hardware DMA page index. */
1199                         pp = dma->period_real + i;
1200                         if (pp >= 4)
1201                                 pp -= 4;
1202                         //hwwrite(vortex->mmio, VORTEX_ADBDMA_BUFBASE+(((adbdma << 2)+pp) << 2), dma->table[p].addr);
1203                         hwwrite(vortex->mmio,
1204                                 VORTEX_ADBDMA_BUFBASE + (((adbdma << 2) + pp) << 2),
1205                                 snd_pcm_sgbuf_get_addr(dma->substream,
1206                                 dma->period_bytes * p));
1207                         /* Force write thru cache. */
1208                         hwread(vortex->mmio, VORTEX_ADBDMA_BUFBASE +
1209                                (((adbdma << 2) + pp) << 2));
1210                 }
1211         }
1212         dma->period_virt += delta;
1213         dma->period_real = page;
1214         if (dma->period_virt >= dma->nr_periods)
1215                 dma->period_virt -= dma->nr_periods;
1216         if (delta != 1)
1217                 dev_info(vortex->card->dev,
1218                          "%d virt=%d, real=%d, delta=%d\n",
1219                          adbdma, dma->period_virt, dma->period_real, delta);
1220
1221         return delta;
1222 }
1223
1224
1225 static void vortex_adbdma_resetup(vortex_t *vortex, int adbdma) {
1226         stream_t *dma = &vortex->dma_adb[adbdma];
1227         int p, pp, i;
1228
1229         /* refresh hw page table */
1230         for (i=0 ; i < 4 && i < dma->nr_periods; i++) {
1231                 /* p: audio buffer page index */
1232                 p = dma->period_virt + i;
1233                 if (p >= dma->nr_periods)
1234                         p -= dma->nr_periods;
1235                 /* pp: hardware DMA page index. */
1236                 pp = dma->period_real + i;
1237                 if (dma->nr_periods < 4) {
1238                         if (pp >= dma->nr_periods)
1239                                 pp -= dma->nr_periods;
1240                 }
1241                 else {
1242                         if (pp >= 4)
1243                                 pp -= 4;
1244                 }
1245                 hwwrite(vortex->mmio,
1246                         VORTEX_ADBDMA_BUFBASE + (((adbdma << 2) + pp) << 2),
1247                         snd_pcm_sgbuf_get_addr(dma->substream,
1248                                                dma->period_bytes * p));
1249                 /* Force write thru cache. */
1250                 hwread(vortex->mmio, VORTEX_ADBDMA_BUFBASE + (((adbdma << 2)+pp) << 2));
1251         }
1252 }
1253
1254 static inline int vortex_adbdma_getlinearpos(vortex_t * vortex, int adbdma)
1255 {
1256         stream_t *dma = &vortex->dma_adb[adbdma];
1257         int temp, page, delta;
1258
1259         temp = hwread(vortex->mmio, VORTEX_ADBDMA_STAT + (adbdma << 2));
1260         page = (temp & ADB_SUBBUF_MASK) >> ADB_SUBBUF_SHIFT;
1261         if (dma->nr_periods >= 4)
1262                 delta = (page - dma->period_real) & 3;
1263         else {
1264                 delta = (page - dma->period_real);
1265                 if (delta < 0)
1266                         delta += dma->nr_periods;
1267         }
1268         return (dma->period_virt + delta) * dma->period_bytes
1269                 + (temp & (dma->period_bytes - 1));
1270 }
1271
1272 static void vortex_adbdma_startfifo(vortex_t * vortex, int adbdma)
1273 {
1274         int this_8 = 0 /*empty */ , this_4 = 0 /*priority */ ;
1275         stream_t *dma = &vortex->dma_adb[adbdma];
1276
1277         switch (dma->fifo_status) {
1278         case FIFO_START:
1279                 vortex_fifo_setadbvalid(vortex, adbdma,
1280                                         dma->fifo_enabled ? 1 : 0);
1281                 break;
1282         case FIFO_STOP:
1283                 this_8 = 1;
1284                 hwwrite(vortex->mmio, VORTEX_ADBDMA_CTRL + (adbdma << 2),
1285                         dma->dma_ctrl);
1286                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1287                                        this_4, this_8,
1288                                        dma->fifo_enabled ? 1 : 0, 0);
1289                 break;
1290         case FIFO_PAUSE:
1291                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1292                                        this_4, this_8,
1293                                        dma->fifo_enabled ? 1 : 0, 0);
1294                 break;
1295         }
1296         dma->fifo_status = FIFO_START;
1297 }
1298
1299 static void vortex_adbdma_resumefifo(vortex_t * vortex, int adbdma)
1300 {
1301         stream_t *dma = &vortex->dma_adb[adbdma];
1302
1303         int this_8 = 1, this_4 = 0;
1304         switch (dma->fifo_status) {
1305         case FIFO_STOP:
1306                 hwwrite(vortex->mmio, VORTEX_ADBDMA_CTRL + (adbdma << 2),
1307                         dma->dma_ctrl);
1308                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1309                                        this_4, this_8,
1310                                        dma->fifo_enabled ? 1 : 0, 0);
1311                 break;
1312         case FIFO_PAUSE:
1313                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1314                                        this_4, this_8,
1315                                        dma->fifo_enabled ? 1 : 0, 0);
1316                 break;
1317         }
1318         dma->fifo_status = FIFO_START;
1319 }
1320
1321 static void vortex_adbdma_pausefifo(vortex_t * vortex, int adbdma)
1322 {
1323         stream_t *dma = &vortex->dma_adb[adbdma];
1324
1325         int this_8 = 0, this_4 = 0;
1326         switch (dma->fifo_status) {
1327         case FIFO_START:
1328                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1329                                        this_4, this_8, 0, 0);
1330                 break;
1331         case FIFO_STOP:
1332                 hwwrite(vortex->mmio, VORTEX_ADBDMA_CTRL + (adbdma << 2),
1333                         dma->dma_ctrl);
1334                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1335                                        this_4, this_8, 0, 0);
1336                 break;
1337         }
1338         dma->fifo_status = FIFO_PAUSE;
1339 }
1340
1341 static void vortex_adbdma_stopfifo(vortex_t * vortex, int adbdma)
1342 {
1343         stream_t *dma = &vortex->dma_adb[adbdma];
1344
1345         int this_4 = 0, this_8 = 0;
1346         if (dma->fifo_status == FIFO_START)
1347                 vortex_fifo_setadbctrl(vortex, adbdma, dma->dma_unknown,
1348                                        this_4, this_8, 0, 0);
1349         else if (dma->fifo_status == FIFO_STOP)
1350                 return;
1351         dma->fifo_status = FIFO_STOP;
1352         dma->fifo_enabled = 0;
1353 }
1354
1355 /* WTDMA */
1356
1357 #ifndef CHIP_AU8810
1358 static void vortex_wtdma_setfirstbuffer(vortex_t * vortex, int wtdma)
1359 {
1360         //int this_7c=dma_ctrl;
1361         stream_t *dma = &vortex->dma_wt[wtdma];
1362
1363         hwwrite(vortex->mmio, VORTEX_WTDMA_CTRL + (wtdma << 2), dma->dma_ctrl);
1364 }
1365
1366 static void vortex_wtdma_setstartbuffer(vortex_t * vortex, int wtdma, int sb)
1367 {
1368         stream_t *dma = &vortex->dma_wt[wtdma];
1369         //hwwrite(vortex->mmio, VORTEX_WTDMA_START + (wtdma << 2), sb << ((0x1f-(wtdma&0xf)*2)));
1370         hwwrite(vortex->mmio, VORTEX_WTDMA_START + (wtdma << 2),
1371                 sb << ((0xf - (wtdma & 0xf)) * 2));
1372         dma->period_real = dma->period_virt = sb;
1373 }
1374
1375 static void
1376 vortex_wtdma_setbuffers(vortex_t * vortex, int wtdma,
1377                         int psize, int count)
1378 {
1379         stream_t *dma = &vortex->dma_wt[wtdma];
1380
1381         dma->period_bytes = psize;
1382         dma->nr_periods = count;
1383
1384         dma->cfg0 = 0;
1385         dma->cfg1 = 0;
1386         switch (count) {
1387                 /* Four or more pages */
1388         default:
1389         case 4:
1390                 dma->cfg1 |= 0x88000000 | 0x44000000 | 0x30000000 | (psize-1);
1391                 hwwrite(vortex->mmio, VORTEX_WTDMA_BUFBASE + (wtdma << 4) + 0xc,
1392                         snd_pcm_sgbuf_get_addr(dma->substream, psize * 3));
1393                 /* 3 pages */
1394         case 3:
1395                 dma->cfg0 |= 0x12000000;
1396                 dma->cfg1 |= 0x80000000 | 0x40000000 | ((psize-1) << 0xc);
1397                 hwwrite(vortex->mmio, VORTEX_WTDMA_BUFBASE + (wtdma << 4)  + 0x8,
1398                         snd_pcm_sgbuf_get_addr(dma->substream, psize * 2));
1399                 /* 2 pages */
1400         case 2:
1401                 dma->cfg0 |= 0x88000000 | 0x44000000 | 0x10000000 | (psize-1);
1402                 hwwrite(vortex->mmio, VORTEX_WTDMA_BUFBASE + (wtdma << 4) + 0x4,
1403                         snd_pcm_sgbuf_get_addr(dma->substream, psize));
1404                 /* 1 page */
1405         case 1:
1406                 dma->cfg0 |= 0x80000000 | 0x40000000 | ((psize-1) << 0xc);
1407                 hwwrite(vortex->mmio, VORTEX_WTDMA_BUFBASE + (wtdma << 4),
1408                         snd_pcm_sgbuf_get_addr(dma->substream, 0));
1409                 break;
1410         }
1411         hwwrite(vortex->mmio, VORTEX_WTDMA_BUFCFG0 + (wtdma << 3), dma->cfg0);
1412         hwwrite(vortex->mmio, VORTEX_WTDMA_BUFCFG1 + (wtdma << 3), dma->cfg1);
1413
1414         vortex_wtdma_setfirstbuffer(vortex, wtdma);
1415         vortex_wtdma_setstartbuffer(vortex, wtdma, 0);
1416 }
1417
1418 static void
1419 vortex_wtdma_setmode(vortex_t * vortex, int wtdma, int ie, int fmt, int d,
1420                      /*int e, */ u32 offset)
1421 {
1422         stream_t *dma = &vortex->dma_wt[wtdma];
1423
1424         //dma->this_08 = e;
1425         dma->dma_unknown = d;
1426         dma->dma_ctrl = 0;
1427         dma->dma_ctrl =
1428             ((offset & OFFSET_MASK) | (dma->dma_ctrl & ~OFFSET_MASK));
1429         /* PCMOUT interrupt */
1430         dma->dma_ctrl =
1431             (dma->dma_ctrl & ~IE_MASK) | ((ie << IE_SHIFT) & IE_MASK);
1432         /* Always playback. */
1433         dma->dma_ctrl |= (1 << DIR_SHIFT);
1434         /* Audio Format */
1435         dma->dma_ctrl =
1436             (dma->dma_ctrl & FMT_MASK) | ((fmt << FMT_SHIFT) & FMT_MASK);
1437         /* Write into hardware */
1438         hwwrite(vortex->mmio, VORTEX_WTDMA_CTRL + (wtdma << 2), dma->dma_ctrl);
1439 }
1440
1441 static int vortex_wtdma_bufshift(vortex_t * vortex, int wtdma)
1442 {
1443         stream_t *dma = &vortex->dma_wt[wtdma];
1444         int page, p, pp, delta, i;
1445
1446         page =
1447             (hwread(vortex->mmio, VORTEX_WTDMA_STAT + (wtdma << 2))
1448              >> WT_SUBBUF_SHIFT) & WT_SUBBUF_MASK;
1449         if (dma->nr_periods >= 4)
1450                 delta = (page - dma->period_real) & 3;
1451         else {
1452                 delta = (page - dma->period_real);
1453                 if (delta < 0)
1454                         delta += dma->nr_periods;
1455         }
1456         if (delta == 0)
1457                 return 0;
1458
1459         /* refresh hw page table */
1460         if (dma->nr_periods > 4) {
1461                 for (i = 0; i < delta; i++) {
1462                         /* p: audio buffer page index */
1463                         p = dma->period_virt + i + 4;
1464                         if (p >= dma->nr_periods)
1465                                 p -= dma->nr_periods;
1466                         /* pp: hardware DMA page index. */
1467                         pp = dma->period_real + i;
1468                         if (pp >= 4)
1469                                 pp -= 4;
1470                         hwwrite(vortex->mmio,
1471                                 VORTEX_WTDMA_BUFBASE +
1472                                 (((wtdma << 2) + pp) << 2),
1473                                 snd_pcm_sgbuf_get_addr(dma->substream,
1474                                                        dma->period_bytes * p));
1475                         /* Force write thru cache. */
1476                         hwread(vortex->mmio, VORTEX_WTDMA_BUFBASE +
1477                                (((wtdma << 2) + pp) << 2));
1478                 }
1479         }
1480         dma->period_virt += delta;
1481         if (dma->period_virt >= dma->nr_periods)
1482                 dma->period_virt -= dma->nr_periods;
1483         dma->period_real = page;
1484
1485         if (delta != 1)
1486                 dev_warn(vortex->card->dev, "wt virt = %d, delta = %d\n",
1487                          dma->period_virt, delta);
1488
1489         return delta;
1490 }
1491
1492 #if 0
1493 static void
1494 vortex_wtdma_getposition(vortex_t * vortex, int wtdma, int *subbuf, int *pos)
1495 {
1496         int temp;
1497         temp = hwread(vortex->mmio, VORTEX_WTDMA_STAT + (wtdma << 2));
1498         *subbuf = (temp >> WT_SUBBUF_SHIFT) & WT_SUBBUF_MASK;
1499         *pos = temp & POS_MASK;
1500 }
1501
1502 static int vortex_wtdma_getcursubuffer(vortex_t * vortex, int wtdma)
1503 {
1504         return ((hwread(vortex->mmio, VORTEX_WTDMA_STAT + (wtdma << 2)) >>
1505                  POS_SHIFT) & POS_MASK);
1506 }
1507 #endif
1508 static inline int vortex_wtdma_getlinearpos(vortex_t * vortex, int wtdma)
1509 {
1510         stream_t *dma = &vortex->dma_wt[wtdma];
1511         int temp;
1512
1513         temp = hwread(vortex->mmio, VORTEX_WTDMA_STAT + (wtdma << 2));
1514         temp = (dma->period_virt * dma->period_bytes) + (temp & (dma->period_bytes - 1));
1515         return temp;
1516 }
1517
1518 static void vortex_wtdma_startfifo(vortex_t * vortex, int wtdma)
1519 {
1520         stream_t *dma = &vortex->dma_wt[wtdma];
1521         int this_8 = 0, this_4 = 0;
1522
1523         switch (dma->fifo_status) {
1524         case FIFO_START:
1525                 vortex_fifo_setwtvalid(vortex, wtdma,
1526                                        dma->fifo_enabled ? 1 : 0);
1527                 break;
1528         case FIFO_STOP:
1529                 this_8 = 1;
1530                 hwwrite(vortex->mmio, VORTEX_WTDMA_CTRL + (wtdma << 2),
1531                         dma->dma_ctrl);
1532                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1533                                       this_4, this_8,
1534                                       dma->fifo_enabled ? 1 : 0, 0);
1535                 break;
1536         case FIFO_PAUSE:
1537                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1538                                       this_4, this_8,
1539                                       dma->fifo_enabled ? 1 : 0, 0);
1540                 break;
1541         }
1542         dma->fifo_status = FIFO_START;
1543 }
1544
1545 static void vortex_wtdma_resumefifo(vortex_t * vortex, int wtdma)
1546 {
1547         stream_t *dma = &vortex->dma_wt[wtdma];
1548
1549         int this_8 = 0, this_4 = 0;
1550         switch (dma->fifo_status) {
1551         case FIFO_STOP:
1552                 hwwrite(vortex->mmio, VORTEX_WTDMA_CTRL + (wtdma << 2),
1553                         dma->dma_ctrl);
1554                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1555                                       this_4, this_8,
1556                                       dma->fifo_enabled ? 1 : 0, 0);
1557                 break;
1558         case FIFO_PAUSE:
1559                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1560                                       this_4, this_8,
1561                                       dma->fifo_enabled ? 1 : 0, 0);
1562                 break;
1563         }
1564         dma->fifo_status = FIFO_START;
1565 }
1566
1567 static void vortex_wtdma_pausefifo(vortex_t * vortex, int wtdma)
1568 {
1569         stream_t *dma = &vortex->dma_wt[wtdma];
1570
1571         int this_8 = 0, this_4 = 0;
1572         switch (dma->fifo_status) {
1573         case FIFO_START:
1574                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1575                                       this_4, this_8, 0, 0);
1576                 break;
1577         case FIFO_STOP:
1578                 hwwrite(vortex->mmio, VORTEX_WTDMA_CTRL + (wtdma << 2),
1579                         dma->dma_ctrl);
1580                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1581                                       this_4, this_8, 0, 0);
1582                 break;
1583         }
1584         dma->fifo_status = FIFO_PAUSE;
1585 }
1586
1587 static void vortex_wtdma_stopfifo(vortex_t * vortex, int wtdma)
1588 {
1589         stream_t *dma = &vortex->dma_wt[wtdma];
1590
1591         int this_4 = 0, this_8 = 0;
1592         if (dma->fifo_status == FIFO_START)
1593                 vortex_fifo_setwtctrl(vortex, wtdma, dma->dma_unknown,
1594                                       this_4, this_8, 0, 0);
1595         else if (dma->fifo_status == FIFO_STOP)
1596                 return;
1597         dma->fifo_status = FIFO_STOP;
1598         dma->fifo_enabled = 0;
1599 }
1600
1601 #endif
1602 /* ADB Routes */
1603
1604 typedef int ADBRamLink;
1605 static void vortex_adb_init(vortex_t * vortex)
1606 {
1607         int i;
1608         /* it looks like we are writing more than we need to...
1609          * if we write what we are supposed to it breaks things... */
1610         hwwrite(vortex->mmio, VORTEX_ADB_SR, 0);
1611         for (i = 0; i < VORTEX_ADB_RTBASE_COUNT; i++)
1612                 hwwrite(vortex->mmio, VORTEX_ADB_RTBASE + (i << 2),
1613                         hwread(vortex->mmio,
1614                                VORTEX_ADB_RTBASE + (i << 2)) | ROUTE_MASK);
1615         for (i = 0; i < VORTEX_ADB_CHNBASE_COUNT; i++) {
1616                 hwwrite(vortex->mmio, VORTEX_ADB_CHNBASE + (i << 2),
1617                         hwread(vortex->mmio,
1618                                VORTEX_ADB_CHNBASE + (i << 2)) | ROUTE_MASK);
1619         }
1620 }
1621
1622 static void vortex_adb_en_sr(vortex_t * vortex, int channel)
1623 {
1624         hwwrite(vortex->mmio, VORTEX_ADB_SR,
1625                 hwread(vortex->mmio, VORTEX_ADB_SR) | (0x1 << channel));
1626 }
1627
1628 static void vortex_adb_dis_sr(vortex_t * vortex, int channel)
1629 {
1630         hwwrite(vortex->mmio, VORTEX_ADB_SR,
1631                 hwread(vortex->mmio, VORTEX_ADB_SR) & ~(0x1 << channel));
1632 }
1633
1634 static void
1635 vortex_adb_addroutes(vortex_t * vortex, unsigned char channel,
1636                      ADBRamLink * route, int rnum)
1637 {
1638         int temp, prev, lifeboat = 0;
1639
1640         if ((rnum <= 0) || (route == NULL))
1641                 return;
1642         /* Write last routes. */
1643         rnum--;
1644         hwwrite(vortex->mmio,
1645                 VORTEX_ADB_RTBASE + ((route[rnum] & ADB_MASK) << 2),
1646                 ROUTE_MASK);
1647         while (rnum > 0) {
1648                 hwwrite(vortex->mmio,
1649                         VORTEX_ADB_RTBASE +
1650                         ((route[rnum - 1] & ADB_MASK) << 2), route[rnum]);
1651                 rnum--;
1652         }
1653         /* Write first route. */
1654         temp =
1655             hwread(vortex->mmio,
1656                    VORTEX_ADB_CHNBASE + (channel << 2)) & ADB_MASK;
1657         if (temp == ADB_MASK) {
1658                 /* First entry on this channel. */
1659                 hwwrite(vortex->mmio, VORTEX_ADB_CHNBASE + (channel << 2),
1660                         route[0]);
1661                 vortex_adb_en_sr(vortex, channel);
1662                 return;
1663         }
1664         /* Not first entry on this channel. Need to link. */
1665         do {
1666                 prev = temp;
1667                 temp =
1668                     hwread(vortex->mmio,
1669                            VORTEX_ADB_RTBASE + (temp << 2)) & ADB_MASK;
1670                 if ((lifeboat++) > ADB_MASK) {
1671                         dev_err(vortex->card->dev,
1672                                 "vortex_adb_addroutes: unending route! 0x%x\n",
1673                                 *route);
1674                         return;
1675                 }
1676         }
1677         while (temp != ADB_MASK);
1678         hwwrite(vortex->mmio, VORTEX_ADB_RTBASE + (prev << 2), route[0]);
1679 }
1680
1681 static void
1682 vortex_adb_delroutes(vortex_t * vortex, unsigned char channel,
1683                      ADBRamLink route0, ADBRamLink route1)
1684 {
1685         int temp, lifeboat = 0, prev;
1686
1687         /* Find route. */
1688         temp =
1689             hwread(vortex->mmio,
1690                    VORTEX_ADB_CHNBASE + (channel << 2)) & ADB_MASK;
1691         if (temp == (route0 & ADB_MASK)) {
1692                 temp =
1693                     hwread(vortex->mmio,
1694                            VORTEX_ADB_RTBASE + ((route1 & ADB_MASK) << 2));
1695                 if ((temp & ADB_MASK) == ADB_MASK)
1696                         vortex_adb_dis_sr(vortex, channel);
1697                 hwwrite(vortex->mmio, VORTEX_ADB_CHNBASE + (channel << 2),
1698                         temp);
1699                 return;
1700         }
1701         do {
1702                 prev = temp;
1703                 temp =
1704                     hwread(vortex->mmio,
1705                            VORTEX_ADB_RTBASE + (prev << 2)) & ADB_MASK;
1706                 if (((lifeboat++) > ADB_MASK) || (temp == ADB_MASK)) {
1707                         dev_err(vortex->card->dev,
1708                                 "vortex_adb_delroutes: route not found! 0x%x\n",
1709                                 route0);
1710                         return;
1711                 }
1712         }
1713         while (temp != (route0 & ADB_MASK));
1714         temp = hwread(vortex->mmio, VORTEX_ADB_RTBASE + (temp << 2));
1715         if ((temp & ADB_MASK) == route1)
1716                 temp = hwread(vortex->mmio, VORTEX_ADB_RTBASE + (temp << 2));
1717         /* Make bridge over deleted route. */
1718         hwwrite(vortex->mmio, VORTEX_ADB_RTBASE + (prev << 2), temp);
1719 }
1720
1721 static void
1722 vortex_route(vortex_t * vortex, int en, unsigned char channel,
1723              unsigned char source, unsigned char dest)
1724 {
1725         ADBRamLink route;
1726
1727         route = ((source & ADB_MASK) << ADB_SHIFT) | (dest & ADB_MASK);
1728         if (en) {
1729                 vortex_adb_addroutes(vortex, channel, &route, 1);
1730                 if ((source < (OFFSET_SRCOUT + NR_SRC))
1731                     && (source >= OFFSET_SRCOUT))
1732                         vortex_src_addWTD(vortex, (source - OFFSET_SRCOUT),
1733                                           channel);
1734                 else if ((source < (OFFSET_MIXOUT + NR_MIXOUT))
1735                          && (source >= OFFSET_MIXOUT))
1736                         vortex_mixer_addWTD(vortex,
1737                                             (source - OFFSET_MIXOUT), channel);
1738         } else {
1739                 vortex_adb_delroutes(vortex, channel, route, route);
1740                 if ((source < (OFFSET_SRCOUT + NR_SRC))
1741                     && (source >= OFFSET_SRCOUT))
1742                         vortex_src_delWTD(vortex, (source - OFFSET_SRCOUT),
1743                                           channel);
1744                 else if ((source < (OFFSET_MIXOUT + NR_MIXOUT))
1745                          && (source >= OFFSET_MIXOUT))
1746                         vortex_mixer_delWTD(vortex,
1747                                             (source - OFFSET_MIXOUT), channel);
1748         }
1749 }
1750
1751 #if 0
1752 static void
1753 vortex_routes(vortex_t * vortex, int en, unsigned char channel,
1754               unsigned char source, unsigned char dest0, unsigned char dest1)
1755 {
1756         ADBRamLink route[2];
1757
1758         route[0] = ((source & ADB_MASK) << ADB_SHIFT) | (dest0 & ADB_MASK);
1759         route[1] = ((source & ADB_MASK) << ADB_SHIFT) | (dest1 & ADB_MASK);
1760
1761         if (en) {
1762                 vortex_adb_addroutes(vortex, channel, route, 2);
1763                 if ((source < (OFFSET_SRCOUT + NR_SRC))
1764                     && (source >= (OFFSET_SRCOUT)))
1765                         vortex_src_addWTD(vortex, (source - OFFSET_SRCOUT),
1766                                           channel);
1767                 else if ((source < (OFFSET_MIXOUT + NR_MIXOUT))
1768                          && (source >= (OFFSET_MIXOUT)))
1769                         vortex_mixer_addWTD(vortex,
1770                                             (source - OFFSET_MIXOUT), channel);
1771         } else {
1772                 vortex_adb_delroutes(vortex, channel, route[0], route[1]);
1773                 if ((source < (OFFSET_SRCOUT + NR_SRC))
1774                     && (source >= (OFFSET_SRCOUT)))
1775                         vortex_src_delWTD(vortex, (source - OFFSET_SRCOUT),
1776                                           channel);
1777                 else if ((source < (OFFSET_MIXOUT + NR_MIXOUT))
1778                          && (source >= (OFFSET_MIXOUT)))
1779                         vortex_mixer_delWTD(vortex,
1780                                             (source - OFFSET_MIXOUT), channel);
1781         }
1782 }
1783
1784 #endif
1785 /* Route two sources to same target. Sources must be of same class !!! */
1786 static void
1787 vortex_routeLRT(vortex_t * vortex, int en, unsigned char ch,
1788                 unsigned char source0, unsigned char source1,
1789                 unsigned char dest)
1790 {
1791         ADBRamLink route[2];
1792
1793         route[0] = ((source0 & ADB_MASK) << ADB_SHIFT) | (dest & ADB_MASK);
1794         route[1] = ((source1 & ADB_MASK) << ADB_SHIFT) | (dest & ADB_MASK);
1795
1796         if (dest < 0x10)
1797                 route[1] = (route[1] & ~ADB_MASK) | (dest + 0x20);      /* fifo A */
1798
1799         if (en) {
1800                 vortex_adb_addroutes(vortex, ch, route, 2);
1801                 if ((source0 < (OFFSET_SRCOUT + NR_SRC))
1802                     && (source0 >= OFFSET_SRCOUT)) {
1803                         vortex_src_addWTD(vortex,
1804                                           (source0 - OFFSET_SRCOUT), ch);
1805                         vortex_src_addWTD(vortex,
1806                                           (source1 - OFFSET_SRCOUT), ch);
1807                 } else if ((source0 < (OFFSET_MIXOUT + NR_MIXOUT))
1808                            && (source0 >= OFFSET_MIXOUT)) {
1809                         vortex_mixer_addWTD(vortex,
1810                                             (source0 - OFFSET_MIXOUT), ch);
1811                         vortex_mixer_addWTD(vortex,
1812                                             (source1 - OFFSET_MIXOUT), ch);
1813                 }
1814         } else {
1815                 vortex_adb_delroutes(vortex, ch, route[0], route[1]);
1816                 if ((source0 < (OFFSET_SRCOUT + NR_SRC))
1817                     && (source0 >= OFFSET_SRCOUT)) {
1818                         vortex_src_delWTD(vortex,
1819                                           (source0 - OFFSET_SRCOUT), ch);
1820                         vortex_src_delWTD(vortex,
1821                                           (source1 - OFFSET_SRCOUT), ch);
1822                 } else if ((source0 < (OFFSET_MIXOUT + NR_MIXOUT))
1823                            && (source0 >= OFFSET_MIXOUT)) {
1824                         vortex_mixer_delWTD(vortex,
1825                                             (source0 - OFFSET_MIXOUT), ch);
1826                         vortex_mixer_delWTD(vortex,
1827                                             (source1 - OFFSET_MIXOUT), ch);
1828                 }
1829         }
1830 }
1831
1832 /* Connection stuff */
1833
1834 // Connect adbdma to src('s).
1835 static void
1836 vortex_connection_adbdma_src(vortex_t * vortex, int en, unsigned char ch,
1837                              unsigned char adbdma, unsigned char src)
1838 {
1839         vortex_route(vortex, en, ch, ADB_DMA(adbdma), ADB_SRCIN(src));
1840 }
1841
1842 // Connect SRC to mixin.
1843 static void
1844 vortex_connection_src_mixin(vortex_t * vortex, int en,
1845                             unsigned char channel, unsigned char src,
1846                             unsigned char mixin)
1847 {
1848         vortex_route(vortex, en, channel, ADB_SRCOUT(src), ADB_MIXIN(mixin));
1849 }
1850
1851 // Connect mixin with mix output.
1852 static void
1853 vortex_connection_mixin_mix(vortex_t * vortex, int en, unsigned char mixin,
1854                             unsigned char mix, int a)
1855 {
1856         if (en) {
1857                 vortex_mix_enableinput(vortex, mix, mixin);
1858                 vortex_mix_setinputvolumebyte(vortex, mix, mixin, MIX_DEFIGAIN);        // added to original code.
1859         } else
1860                 vortex_mix_disableinput(vortex, mix, mixin, a);
1861 }
1862
1863 // Connect absolut address to mixin.
1864 static void
1865 vortex_connection_adb_mixin(vortex_t * vortex, int en,
1866                             unsigned char channel, unsigned char source,
1867                             unsigned char mixin)
1868 {
1869         vortex_route(vortex, en, channel, source, ADB_MIXIN(mixin));
1870 }
1871
1872 static void
1873 vortex_connection_src_adbdma(vortex_t * vortex, int en, unsigned char ch,
1874                              unsigned char src, unsigned char adbdma)
1875 {
1876         vortex_route(vortex, en, ch, ADB_SRCOUT(src), ADB_DMA(adbdma));
1877 }
1878
1879 static void
1880 vortex_connection_src_src_adbdma(vortex_t * vortex, int en,
1881                                  unsigned char ch, unsigned char src0,
1882                                  unsigned char src1, unsigned char adbdma)
1883 {
1884
1885         vortex_routeLRT(vortex, en, ch, ADB_SRCOUT(src0), ADB_SRCOUT(src1),
1886                         ADB_DMA(adbdma));
1887 }
1888
1889 // mix to absolut address.
1890 static void
1891 vortex_connection_mix_adb(vortex_t * vortex, int en, unsigned char ch,
1892                           unsigned char mix, unsigned char dest)
1893 {
1894         vortex_route(vortex, en, ch, ADB_MIXOUT(mix), dest);
1895         vortex_mix_setvolumebyte(vortex, mix, MIX_DEFOGAIN);    // added to original code.
1896 }
1897
1898 // mixer to src.
1899 static void
1900 vortex_connection_mix_src(vortex_t * vortex, int en, unsigned char ch,
1901                           unsigned char mix, unsigned char src)
1902 {
1903         vortex_route(vortex, en, ch, ADB_MIXOUT(mix), ADB_SRCIN(src));
1904         vortex_mix_setvolumebyte(vortex, mix, MIX_DEFOGAIN);    // added to original code.
1905 }
1906
1907 #if 0
1908 static void
1909 vortex_connection_adbdma_src_src(vortex_t * vortex, int en,
1910                                  unsigned char channel,
1911                                  unsigned char adbdma, unsigned char src0,
1912                                  unsigned char src1)
1913 {
1914         vortex_routes(vortex, en, channel, ADB_DMA(adbdma),
1915                       ADB_SRCIN(src0), ADB_SRCIN(src1));
1916 }
1917
1918 // Connect two mix to AdbDma.
1919 static void
1920 vortex_connection_mix_mix_adbdma(vortex_t * vortex, int en,
1921                                  unsigned char ch, unsigned char mix0,
1922                                  unsigned char mix1, unsigned char adbdma)
1923 {
1924
1925         ADBRamLink routes[2];
1926         routes[0] =
1927             (((mix0 +
1928                OFFSET_MIXOUT) & ADB_MASK) << ADB_SHIFT) | (adbdma & ADB_MASK);
1929         routes[1] =
1930             (((mix1 + OFFSET_MIXOUT) & ADB_MASK) << ADB_SHIFT) | ((adbdma +
1931                                                                    0x20) &
1932                                                                   ADB_MASK);
1933         if (en) {
1934                 vortex_adb_addroutes(vortex, ch, routes, 0x2);
1935                 vortex_mixer_addWTD(vortex, mix0, ch);
1936                 vortex_mixer_addWTD(vortex, mix1, ch);
1937         } else {
1938                 vortex_adb_delroutes(vortex, ch, routes[0], routes[1]);
1939                 vortex_mixer_delWTD(vortex, mix0, ch);
1940                 vortex_mixer_delWTD(vortex, mix1, ch);
1941         }
1942 }
1943 #endif
1944
1945 /* CODEC connect. */
1946
1947 static void
1948 vortex_connect_codecplay(vortex_t * vortex, int en, unsigned char mixers[])
1949 {
1950 #ifdef CHIP_AU8820
1951         vortex_connection_mix_adb(vortex, en, 0x11, mixers[0], ADB_CODECOUT(0));
1952         vortex_connection_mix_adb(vortex, en, 0x11, mixers[1], ADB_CODECOUT(1));
1953 #else
1954 #if 1
1955         // Connect front channels through EQ.
1956         vortex_connection_mix_adb(vortex, en, 0x11, mixers[0], ADB_EQIN(0));
1957         vortex_connection_mix_adb(vortex, en, 0x11, mixers[1], ADB_EQIN(1));
1958         /* Lower volume, since EQ has some gain. */
1959         vortex_mix_setvolumebyte(vortex, mixers[0], 0);
1960         vortex_mix_setvolumebyte(vortex, mixers[1], 0);
1961         vortex_route(vortex, en, 0x11, ADB_EQOUT(0), ADB_CODECOUT(0));
1962         vortex_route(vortex, en, 0x11, ADB_EQOUT(1), ADB_CODECOUT(1));
1963
1964         /* Check if reg 0x28 has SDAC bit set. */
1965         if (VORTEX_IS_QUAD(vortex)) {
1966                 /* Rear channel. Note: ADB_CODECOUT(0+2) and (1+2) is for AC97 modem */
1967                 vortex_connection_mix_adb(vortex, en, 0x11, mixers[2],
1968                                           ADB_CODECOUT(0 + 4));
1969                 vortex_connection_mix_adb(vortex, en, 0x11, mixers[3],
1970                                           ADB_CODECOUT(1 + 4));
1971                 /* pr_debug( "SDAC detected "); */
1972         }
1973 #else
1974         // Use plain direct output to codec.
1975         vortex_connection_mix_adb(vortex, en, 0x11, mixers[0], ADB_CODECOUT(0));
1976         vortex_connection_mix_adb(vortex, en, 0x11, mixers[1], ADB_CODECOUT(1));
1977 #endif
1978 #endif
1979 }
1980
1981 static void
1982 vortex_connect_codecrec(vortex_t * vortex, int en, unsigned char mixin0,
1983                         unsigned char mixin1)
1984 {
1985         /*
1986            Enable: 0x1, 0x1
1987            Channel: 0x11, 0x11
1988            ADB Source address: 0x48, 0x49
1989            Destination Asp4Topology_0x9c,0x98
1990          */
1991         vortex_connection_adb_mixin(vortex, en, 0x11, ADB_CODECIN(0), mixin0);
1992         vortex_connection_adb_mixin(vortex, en, 0x11, ADB_CODECIN(1), mixin1);
1993 }
1994
1995 // Higher level ADB audio path (de)allocator.
1996
1997 /* Resource manager */
1998 static int resnum[VORTEX_RESOURCE_LAST] =
1999     { NR_ADB, NR_SRC, NR_MIXIN, NR_MIXOUT, NR_A3D };
2000 /*
2001  Checkout/Checkin resource of given type.
2002  resmap: resource map to be used. If NULL means that we want to allocate
2003  a DMA resource (root of all other resources of a dma channel).
2004  out: Mean checkout if != 0. Else mean Checkin resource.
2005  restype: Indicates type of resource to be checked in or out.
2006 */
2007 static char
2008 vortex_adb_checkinout(vortex_t * vortex, int resmap[], int out, int restype)
2009 {
2010         int i, qty = resnum[restype], resinuse = 0;
2011
2012         if (out) {
2013                 /* Gather used resources by all streams. */
2014                 for (i = 0; i < NR_ADB; i++) {
2015                         resinuse |= vortex->dma_adb[i].resources[restype];
2016                 }
2017                 resinuse |= vortex->fixed_res[restype];
2018                 /* Find and take free resource. */
2019                 for (i = 0; i < qty; i++) {
2020                         if ((resinuse & (1 << i)) == 0) {
2021                                 if (resmap != NULL)
2022                                         resmap[restype] |= (1 << i);
2023                                 else
2024                                         vortex->dma_adb[i].resources[restype] |= (1 << i);
2025                                 /*
2026                                 pr_debug(
2027                                        "vortex: ResManager: type %d out %d\n",
2028                                        restype, i);
2029                                 */
2030                                 return i;
2031                         }
2032                 }
2033         } else {
2034                 if (resmap == NULL)
2035                         return -EINVAL;
2036                 /* Checkin first resource of type restype. */
2037                 for (i = 0; i < qty; i++) {
2038                         if (resmap[restype] & (1 << i)) {
2039                                 resmap[restype] &= ~(1 << i);
2040                                 /*
2041                                 pr_debug(
2042                                        "vortex: ResManager: type %d in %d\n",
2043                                        restype, i);
2044                                 */
2045                                 return i;
2046                         }
2047                 }
2048         }
2049         dev_err(vortex->card->dev,
2050                 "FATAL: ResManager: resource type %d exhausted.\n",
2051                 restype);
2052         return -ENOMEM;
2053 }
2054
2055 /* Default Connections  */
2056
2057 static void vortex_connect_default(vortex_t * vortex, int en)
2058 {
2059         // Connect AC97 codec.
2060         vortex->mixplayb[0] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2061                                   VORTEX_RESOURCE_MIXOUT);
2062         vortex->mixplayb[1] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2063                                   VORTEX_RESOURCE_MIXOUT);
2064         if (VORTEX_IS_QUAD(vortex)) {
2065                 vortex->mixplayb[2] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2066                                           VORTEX_RESOURCE_MIXOUT);
2067                 vortex->mixplayb[3] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2068                                           VORTEX_RESOURCE_MIXOUT);
2069         }
2070         vortex_connect_codecplay(vortex, en, vortex->mixplayb);
2071
2072         vortex->mixcapt[0] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2073                                   VORTEX_RESOURCE_MIXIN);
2074         vortex->mixcapt[1] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2075                                   VORTEX_RESOURCE_MIXIN);
2076         vortex_connect_codecrec(vortex, en, MIX_CAPT(0), MIX_CAPT(1));
2077
2078         // Connect SPDIF
2079 #ifndef CHIP_AU8820
2080         vortex->mixspdif[0] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2081                                   VORTEX_RESOURCE_MIXOUT);
2082         vortex->mixspdif[1] = vortex_adb_checkinout(vortex, vortex->fixed_res, en,
2083                                   VORTEX_RESOURCE_MIXOUT);
2084         vortex_connection_mix_adb(vortex, en, 0x14, vortex->mixspdif[0],
2085                                   ADB_SPDIFOUT(0));
2086         vortex_connection_mix_adb(vortex, en, 0x14, vortex->mixspdif[1],
2087                                   ADB_SPDIFOUT(1));
2088 #endif
2089         // Connect WT
2090 #ifndef CHIP_AU8810
2091         vortex_wt_connect(vortex, en);
2092 #endif
2093         // A3D (crosstalk canceler and A3D slices). AU8810 disabled for now.
2094 #ifndef CHIP_AU8820
2095         vortex_Vort3D_connect(vortex, en);
2096 #endif
2097         // Connect I2S
2098
2099         // Connect DSP interface for SQ3500 turbo (not here i think...)
2100
2101         // Connect AC98 modem codec
2102
2103 }
2104
2105 /*
2106   Allocate nr_ch pcm audio routes if dma < 0. If dma >= 0, existing routes
2107   are deallocated.
2108   dma: DMA engine routes to be deallocated when dma >= 0.
2109   nr_ch: Number of channels to be de/allocated.
2110   dir: direction of stream. Uses same values as substream->stream.
2111   type: Type of audio output/source (codec, spdif, i2s, dsp, etc)
2112   Return: Return allocated DMA or same DMA passed as "dma" when dma >= 0.
2113 */
2114 static int
2115 vortex_adb_allocroute(vortex_t *vortex, int dma, int nr_ch, int dir,
2116                         int type, int subdev)
2117 {
2118         stream_t *stream;
2119         int i, en;
2120         struct pcm_vol *p;
2121
2122         if (dma >= 0) {
2123                 en = 0;
2124                 vortex_adb_checkinout(vortex,
2125                                       vortex->dma_adb[dma].resources, en,
2126                                       VORTEX_RESOURCE_DMA);
2127         } else {
2128                 en = 1;
2129                 if ((dma =
2130                      vortex_adb_checkinout(vortex, NULL, en,
2131                                            VORTEX_RESOURCE_DMA)) < 0)
2132                         return -EBUSY;
2133         }
2134
2135         stream = &vortex->dma_adb[dma];
2136         stream->dma = dma;
2137         stream->dir = dir;
2138         stream->type = type;
2139
2140         /* PLAYBACK ROUTES. */
2141         if (dir == SNDRV_PCM_STREAM_PLAYBACK) {
2142                 int src[4], mix[4], ch_top;
2143 #ifndef CHIP_AU8820
2144                 int a3d = 0;
2145 #endif
2146                 /* Get SRC and MIXER hardware resources. */
2147                 if (stream->type != VORTEX_PCM_SPDIF) {
2148                         for (i = 0; i < nr_ch; i++) {
2149                                 if ((src[i] = vortex_adb_checkinout(vortex,
2150                                                            stream->resources, en,
2151                                                            VORTEX_RESOURCE_SRC)) < 0) {
2152                                         memset(stream->resources, 0,
2153                                                sizeof(unsigned char) *
2154                                                VORTEX_RESOURCE_LAST);
2155                                         return -EBUSY;
2156                                 }
2157                                 if (stream->type != VORTEX_PCM_A3D) {
2158                                         if ((mix[i] = vortex_adb_checkinout(vortex,
2159                                                                    stream->resources,
2160                                                                    en,
2161                                                                    VORTEX_RESOURCE_MIXIN)) < 0) {
2162                                                 memset(stream->resources,
2163                                                        0,
2164                                                        sizeof(unsigned char) * VORTEX_RESOURCE_LAST);
2165                                                 return -EBUSY;
2166                                         }
2167                                 }
2168                         }
2169                 }
2170 #ifndef CHIP_AU8820
2171                 if (stream->type == VORTEX_PCM_A3D) {
2172                         if ((a3d =
2173                              vortex_adb_checkinout(vortex,
2174                                                    stream->resources, en,
2175                                                    VORTEX_RESOURCE_A3D)) < 0) {
2176                                 memset(stream->resources, 0,
2177                                        sizeof(unsigned char) *
2178                                        VORTEX_RESOURCE_LAST);
2179                                 dev_err(vortex->card->dev,
2180                                         "out of A3D sources. Sorry\n");
2181                                 return -EBUSY;
2182                         }
2183                         /* (De)Initialize A3D hardware source. */
2184                         vortex_Vort3D_InitializeSource(&vortex->a3d[a3d], en,
2185                                                        vortex);
2186                 }
2187                 /* Make SPDIF out exclusive to "spdif" device when in use. */
2188                 if ((stream->type == VORTEX_PCM_SPDIF) && (en)) {
2189                         vortex_route(vortex, 0, 0x14,
2190                                      ADB_MIXOUT(vortex->mixspdif[0]),
2191                                      ADB_SPDIFOUT(0));
2192                         vortex_route(vortex, 0, 0x14,
2193                                      ADB_MIXOUT(vortex->mixspdif[1]),
2194                                      ADB_SPDIFOUT(1));
2195                 }
2196 #endif
2197                 /* Make playback routes. */
2198                 for (i = 0; i < nr_ch; i++) {
2199                         if (stream->type == VORTEX_PCM_ADB) {
2200                                 vortex_connection_adbdma_src(vortex, en,
2201                                                              src[nr_ch - 1],
2202                                                              dma,
2203                                                              src[i]);
2204                                 vortex_connection_src_mixin(vortex, en,
2205                                                             0x11, src[i],
2206                                                             mix[i]);
2207                                 vortex_connection_mixin_mix(vortex, en,
2208                                                             mix[i],
2209                                                             MIX_PLAYB(i), 0);
2210 #ifndef CHIP_AU8820
2211                                 vortex_connection_mixin_mix(vortex, en,
2212                                                             mix[i],
2213                                                             MIX_SPDIF(i % 2), 0);
2214                                 vortex_mix_setinputvolumebyte(vortex,
2215                                                               MIX_SPDIF(i % 2),
2216                                                               mix[i],
2217                                                               MIX_DEFIGAIN);
2218 #endif
2219                         }
2220 #ifndef CHIP_AU8820
2221                         if (stream->type == VORTEX_PCM_A3D) {
2222                                 vortex_connection_adbdma_src(vortex, en,
2223                                                              src[nr_ch - 1],
2224                                                                  dma,
2225                                                              src[i]);
2226                                 vortex_route(vortex, en, 0x11, ADB_SRCOUT(src[i]), ADB_A3DIN(a3d));
2227                                 /* XTalk test. */
2228                                 //vortex_route(vortex, en, 0x11, dma, ADB_XTALKIN(i?9:4));
2229                                 //vortex_route(vortex, en, 0x11, ADB_SRCOUT(src[i]), ADB_XTALKIN(i?4:9));
2230                         }
2231                         if (stream->type == VORTEX_PCM_SPDIF)
2232                                 vortex_route(vortex, en, 0x14,
2233                                              ADB_DMA(stream->dma),
2234                                              ADB_SPDIFOUT(i));
2235 #endif
2236                 }
2237                 if (stream->type != VORTEX_PCM_SPDIF && stream->type != VORTEX_PCM_A3D) {
2238                         ch_top = (VORTEX_IS_QUAD(vortex) ? 4 : 2);
2239                         for (i = nr_ch; i < ch_top; i++) {
2240                                 vortex_connection_mixin_mix(vortex, en,
2241                                                             mix[i % nr_ch],
2242                                                             MIX_PLAYB(i), 0);
2243 #ifndef CHIP_AU8820
2244                                 vortex_connection_mixin_mix(vortex, en,
2245                                                             mix[i % nr_ch],
2246                                                             MIX_SPDIF(i % 2),
2247                                                                 0);
2248                                 vortex_mix_setinputvolumebyte(vortex,
2249                                                               MIX_SPDIF(i % 2),
2250                                                               mix[i % nr_ch],
2251                                                               MIX_DEFIGAIN);
2252 #endif
2253                         }
2254                         if (stream->type == VORTEX_PCM_ADB && en) {
2255                                 p = &vortex->pcm_vol[subdev];
2256                                 p->dma = dma;
2257                                 for (i = 0; i < nr_ch; i++)
2258                                         p->mixin[i] = mix[i];
2259                                 for (i = 0; i < ch_top; i++)
2260                                         p->vol[i] = 0;
2261                         }
2262                 }
2263 #ifndef CHIP_AU8820
2264                 else {
2265                         if (nr_ch == 1 && stream->type == VORTEX_PCM_SPDIF)
2266                                 vortex_route(vortex, en, 0x14,
2267                                              ADB_DMA(stream->dma),
2268                                              ADB_SPDIFOUT(1));
2269                 }
2270                 /* Reconnect SPDIF out when "spdif" device is down. */
2271                 if ((stream->type == VORTEX_PCM_SPDIF) && (!en)) {
2272                         vortex_route(vortex, 1, 0x14,
2273                                      ADB_MIXOUT(vortex->mixspdif[0]),
2274                                      ADB_SPDIFOUT(0));
2275                         vortex_route(vortex, 1, 0x14,
2276                                      ADB_MIXOUT(vortex->mixspdif[1]),
2277                                      ADB_SPDIFOUT(1));
2278                 }
2279 #endif
2280         /* CAPTURE ROUTES. */
2281         } else {
2282                 int src[2], mix[2];
2283
2284                 /* Get SRC and MIXER hardware resources. */
2285                 for (i = 0; i < nr_ch; i++) {
2286                         if ((mix[i] =
2287                              vortex_adb_checkinout(vortex,
2288                                                    stream->resources, en,
2289                                                    VORTEX_RESOURCE_MIXOUT))
2290                             < 0) {
2291                                 memset(stream->resources, 0,
2292                                        sizeof(unsigned char) *
2293                                        VORTEX_RESOURCE_LAST);
2294                                 return -EBUSY;
2295                         }
2296                         if ((src[i] =
2297                              vortex_adb_checkinout(vortex,
2298                                                    stream->resources, en,
2299                                                    VORTEX_RESOURCE_SRC)) < 0) {
2300                                 memset(stream->resources, 0,
2301                                        sizeof(unsigned char) *
2302                                        VORTEX_RESOURCE_LAST);
2303                                 return -EBUSY;
2304                         }
2305                 }
2306
2307                 /* Make capture routes. */
2308                 vortex_connection_mixin_mix(vortex, en, MIX_CAPT(0), mix[0], 0);
2309                 vortex_connection_mix_src(vortex, en, 0x11, mix[0], src[0]);
2310                 if (nr_ch == 1) {
2311                         vortex_connection_mixin_mix(vortex, en,
2312                                                     MIX_CAPT(1), mix[0], 0);
2313                         vortex_connection_src_adbdma(vortex, en,
2314                                                      src[0],
2315                                                      src[0], dma);
2316                 } else {
2317                         vortex_connection_mixin_mix(vortex, en,
2318                                                     MIX_CAPT(1), mix[1], 0);
2319                         vortex_connection_mix_src(vortex, en, 0x11, mix[1],
2320                                                   src[1]);
2321                         vortex_connection_src_src_adbdma(vortex, en,
2322                                                          src[1], src[0],
2323                                                          src[1], dma);
2324                 }
2325         }
2326         vortex->dma_adb[dma].nr_ch = nr_ch;
2327
2328 #if 0
2329         /* AC97 Codec channel setup. FIXME: this has no effect on some cards !! */
2330         if (nr_ch < 4) {
2331                 /* Copy stereo to rear channel (surround) */
2332                 snd_ac97_write_cache(vortex->codec,
2333                                      AC97_SIGMATEL_DAC2INVERT,
2334                                      snd_ac97_read(vortex->codec,
2335                                                    AC97_SIGMATEL_DAC2INVERT)
2336                                      | 4);
2337         } else {
2338                 /* Allow separate front and rear channels. */
2339                 snd_ac97_write_cache(vortex->codec,
2340                                      AC97_SIGMATEL_DAC2INVERT,
2341                                      snd_ac97_read(vortex->codec,
2342                                                    AC97_SIGMATEL_DAC2INVERT)
2343                                      & ~((u32)
2344                                          4));
2345         }
2346 #endif
2347         return dma;
2348 }
2349
2350 /*
2351  Set the SampleRate of the SRC's attached to the given DMA engine.
2352  */
2353 static void
2354 vortex_adb_setsrc(vortex_t * vortex, int adbdma, unsigned int rate, int dir)
2355 {
2356         stream_t *stream = &(vortex->dma_adb[adbdma]);
2357         int i, cvrt;
2358
2359         /* dir=1:play ; dir=0:rec */
2360         if (dir)
2361                 cvrt = SRC_RATIO(rate, 48000);
2362         else
2363                 cvrt = SRC_RATIO(48000, rate);
2364
2365         /* Setup SRC's */
2366         for (i = 0; i < NR_SRC; i++) {
2367                 if (stream->resources[VORTEX_RESOURCE_SRC] & (1 << i))
2368                         vortex_src_setupchannel(vortex, i, cvrt, 0, 0, i, dir, 1, cvrt, dir);
2369         }
2370 }
2371
2372 // Timer and ISR functions.
2373
2374 static void vortex_settimer(vortex_t * vortex, int period)
2375 {
2376         //set the timer period to <period> 48000ths of a second.
2377         hwwrite(vortex->mmio, VORTEX_IRQ_STAT, period);
2378 }
2379
2380 #if 0
2381 static void vortex_enable_timer_int(vortex_t * card)
2382 {
2383         hwwrite(card->mmio, VORTEX_IRQ_CTRL,
2384                 hwread(card->mmio, VORTEX_IRQ_CTRL) | IRQ_TIMER | 0x60);
2385 }
2386
2387 static void vortex_disable_timer_int(vortex_t * card)
2388 {
2389         hwwrite(card->mmio, VORTEX_IRQ_CTRL,
2390                 hwread(card->mmio, VORTEX_IRQ_CTRL) & ~IRQ_TIMER);
2391 }
2392
2393 #endif
2394 static void vortex_enable_int(vortex_t * card)
2395 {
2396         // CAsp4ISR__EnableVortexInt_void_
2397         hwwrite(card->mmio, VORTEX_CTRL,
2398                 hwread(card->mmio, VORTEX_CTRL) | CTRL_IRQ_ENABLE);
2399         hwwrite(card->mmio, VORTEX_IRQ_CTRL,
2400                 (hwread(card->mmio, VORTEX_IRQ_CTRL) & 0xffffefc0) | 0x24);
2401 }
2402
2403 static void vortex_disable_int(vortex_t * card)
2404 {
2405         hwwrite(card->mmio, VORTEX_CTRL,
2406                 hwread(card->mmio, VORTEX_CTRL) & ~CTRL_IRQ_ENABLE);
2407 }
2408
2409 static irqreturn_t vortex_interrupt(int irq, void *dev_id)
2410 {
2411         vortex_t *vortex = dev_id;
2412         int i, handled;
2413         u32 source;
2414
2415         //check if the interrupt is ours.
2416         if (!(hwread(vortex->mmio, VORTEX_STAT) & 0x1))
2417                 return IRQ_NONE;
2418
2419         // This is the Interrupt Enable flag we set before (consistency check).
2420         if (!(hwread(vortex->mmio, VORTEX_CTRL) & CTRL_IRQ_ENABLE))
2421                 return IRQ_NONE;
2422
2423         source = hwread(vortex->mmio, VORTEX_IRQ_SOURCE);
2424         // Reset IRQ flags.
2425         hwwrite(vortex->mmio, VORTEX_IRQ_SOURCE, source);
2426         hwread(vortex->mmio, VORTEX_IRQ_SOURCE);
2427         // Is at least one IRQ flag set?
2428         if (source == 0) {
2429                 dev_err(vortex->card->dev, "missing irq source\n");
2430                 return IRQ_NONE;
2431         }
2432
2433         handled = 0;
2434         // Attend every interrupt source.
2435         if (unlikely(source & IRQ_ERR_MASK)) {
2436                 if (source & IRQ_FATAL) {
2437                         dev_err(vortex->card->dev, "IRQ fatal error\n");
2438                 }
2439                 if (source & IRQ_PARITY) {
2440                         dev_err(vortex->card->dev, "IRQ parity error\n");
2441                 }
2442                 if (source & IRQ_REG) {
2443                         dev_err(vortex->card->dev, "IRQ reg error\n");
2444                 }
2445                 if (source & IRQ_FIFO) {
2446                         dev_err(vortex->card->dev, "IRQ fifo error\n");
2447                 }
2448                 if (source & IRQ_DMA) {
2449                         dev_err(vortex->card->dev, "IRQ dma error\n");
2450                 }
2451                 handled = 1;
2452         }
2453         if (source & IRQ_PCMOUT) {
2454                 /* ALSA period acknowledge. */
2455                 spin_lock(&vortex->lock);
2456                 for (i = 0; i < NR_ADB; i++) {
2457                         if (vortex->dma_adb[i].fifo_status == FIFO_START) {
2458                                 if (!vortex_adbdma_bufshift(vortex, i))
2459                                         continue;
2460                                 spin_unlock(&vortex->lock);
2461                                 snd_pcm_period_elapsed(vortex->dma_adb[i].
2462                                                        substream);
2463                                 spin_lock(&vortex->lock);
2464                         }
2465                 }
2466 #ifndef CHIP_AU8810
2467                 for (i = 0; i < NR_WT; i++) {
2468                         if (vortex->dma_wt[i].fifo_status == FIFO_START) {
2469                                 /* FIXME: we ignore the return value from
2470                                  * vortex_wtdma_bufshift() below as the delta
2471                                  * calculation seems not working for wavetable
2472                                  * by some reason
2473                                  */
2474                                 vortex_wtdma_bufshift(vortex, i);
2475                                 spin_unlock(&vortex->lock);
2476                                 snd_pcm_period_elapsed(vortex->dma_wt[i].
2477                                                        substream);
2478                                 spin_lock(&vortex->lock);
2479                         }
2480                 }
2481 #endif
2482                 spin_unlock(&vortex->lock);
2483                 handled = 1;
2484         }
2485         //Acknowledge the Timer interrupt
2486         if (source & IRQ_TIMER) {
2487                 hwread(vortex->mmio, VORTEX_IRQ_STAT);
2488                 handled = 1;
2489         }
2490         if ((source & IRQ_MIDI) && vortex->rmidi) {
2491                 snd_mpu401_uart_interrupt(vortex->irq,
2492                                           vortex->rmidi->private_data);
2493                 handled = 1;
2494         }
2495
2496         if (!handled) {
2497                 dev_err(vortex->card->dev, "unknown irq source %x\n", source);
2498         }
2499         return IRQ_RETVAL(handled);
2500 }
2501
2502 /* Codec */
2503
2504 #define POLL_COUNT 1000
2505 static void vortex_codec_init(vortex_t * vortex)
2506 {
2507         int i;
2508
2509         for (i = 0; i < 32; i++) {
2510                 /* the windows driver writes -i, so we write -i */
2511                 hwwrite(vortex->mmio, (VORTEX_CODEC_CHN + (i << 2)), -i);
2512                 msleep(2);
2513         }
2514         if (0) {
2515                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x8068);
2516                 msleep(1);
2517                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x00e8);
2518                 msleep(1);
2519         } else {
2520                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x00a8);
2521                 msleep(2);
2522                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x80a8);
2523                 msleep(2);
2524                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x80e8);
2525                 msleep(2);
2526                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x80a8);
2527                 msleep(2);
2528                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x00a8);
2529                 msleep(2);
2530                 hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0x00e8);
2531         }
2532         for (i = 0; i < 32; i++) {
2533                 hwwrite(vortex->mmio, (VORTEX_CODEC_CHN + (i << 2)), -i);
2534                 msleep(5);
2535         }
2536         hwwrite(vortex->mmio, VORTEX_CODEC_CTRL, 0xe8);
2537         msleep(1);
2538         /* Enable codec channels 0 and 1. */
2539         hwwrite(vortex->mmio, VORTEX_CODEC_EN,
2540                 hwread(vortex->mmio, VORTEX_CODEC_EN) | EN_CODEC);
2541 }
2542
2543 static void
2544 vortex_codec_write(struct snd_ac97 * codec, unsigned short addr, unsigned short data)
2545 {
2546
2547         vortex_t *card = (vortex_t *) codec->private_data;
2548         unsigned int lifeboat = 0;
2549
2550         /* wait for transactions to clear */
2551         while (!(hwread(card->mmio, VORTEX_CODEC_CTRL) & 0x100)) {
2552                 udelay(100);
2553                 if (lifeboat++ > POLL_COUNT) {
2554                         dev_err(card->card->dev, "ac97 codec stuck busy\n");
2555                         return;
2556                 }
2557         }
2558         /* write register */
2559         hwwrite(card->mmio, VORTEX_CODEC_IO,
2560                 ((addr << VORTEX_CODEC_ADDSHIFT) & VORTEX_CODEC_ADDMASK) |
2561                 ((data << VORTEX_CODEC_DATSHIFT) & VORTEX_CODEC_DATMASK) |
2562                 VORTEX_CODEC_WRITE |
2563                 (codec->num << VORTEX_CODEC_ID_SHIFT) );
2564
2565         /* Flush Caches. */
2566         hwread(card->mmio, VORTEX_CODEC_IO);
2567 }
2568
2569 static unsigned short vortex_codec_read(struct snd_ac97 * codec, unsigned short addr)
2570 {
2571
2572         vortex_t *card = (vortex_t *) codec->private_data;
2573         u32 read_addr, data;
2574         unsigned lifeboat = 0;
2575
2576         /* wait for transactions to clear */
2577         while (!(hwread(card->mmio, VORTEX_CODEC_CTRL) & 0x100)) {
2578                 udelay(100);
2579                 if (lifeboat++ > POLL_COUNT) {
2580                         dev_err(card->card->dev, "ac97 codec stuck busy\n");
2581                         return 0xffff;
2582                 }
2583         }
2584         /* set up read address */
2585         read_addr = ((addr << VORTEX_CODEC_ADDSHIFT) & VORTEX_CODEC_ADDMASK) |
2586                 (codec->num << VORTEX_CODEC_ID_SHIFT) ;
2587         hwwrite(card->mmio, VORTEX_CODEC_IO, read_addr);
2588
2589         /* wait for address */
2590         do {
2591                 udelay(100);
2592                 data = hwread(card->mmio, VORTEX_CODEC_IO);
2593                 if (lifeboat++ > POLL_COUNT) {
2594                         dev_err(card->card->dev,
2595                                 "ac97 address never arrived\n");
2596                         return 0xffff;
2597                 }
2598         } while ((data & VORTEX_CODEC_ADDMASK) !=
2599                  (addr << VORTEX_CODEC_ADDSHIFT));
2600
2601         /* return data. */
2602         return (u16) (data & VORTEX_CODEC_DATMASK);
2603 }
2604
2605 /* SPDIF support  */
2606
2607 static void vortex_spdif_init(vortex_t * vortex, int spdif_sr, int spdif_mode)
2608 {
2609         int i, this_38 = 0, this_04 = 0, this_08 = 0, this_0c = 0;
2610
2611         /* CAsp4Spdif::InitializeSpdifHardware(void) */
2612         hwwrite(vortex->mmio, VORTEX_SPDIF_FLAGS,
2613                 hwread(vortex->mmio, VORTEX_SPDIF_FLAGS) & 0xfff3fffd);
2614         //for (i=0x291D4; i<0x29200; i+=4)
2615         for (i = 0; i < 11; i++)
2616                 hwwrite(vortex->mmio, VORTEX_SPDIF_CFG1 + (i << 2), 0);
2617         //hwwrite(vortex->mmio, 0x29190, hwread(vortex->mmio, 0x29190) | 0xc0000);
2618         hwwrite(vortex->mmio, VORTEX_CODEC_EN,
2619                 hwread(vortex->mmio, VORTEX_CODEC_EN) | EN_SPDIF);
2620
2621         /* CAsp4Spdif::ProgramSRCInHardware(enum  SPDIF_SR,enum  SPDIFMODE) */
2622         if (this_04 && this_08) {
2623                 int edi;
2624
2625                 i = (((0x5DC00000 / spdif_sr) + 1) >> 1);
2626                 if (i > 0x800) {
2627                         if (i < 0x1ffff)
2628                                 edi = (i >> 1);
2629                         else
2630                                 edi = 0x1ffff;
2631                 } else {
2632                         i = edi = 0x800;
2633                 }
2634                 /* this_04 and this_08 are the CASp4Src's (samplerate converters) */
2635                 vortex_src_setupchannel(vortex, this_04, edi, 0, 1,
2636                                         this_0c, 1, 0, edi, 1);
2637                 vortex_src_setupchannel(vortex, this_08, edi, 0, 1,
2638                                         this_0c, 1, 0, edi, 1);
2639         }
2640
2641         i = spdif_sr;
2642         spdif_sr |= 0x8c;
2643         switch (i) {
2644         case 32000:
2645                 this_38 &= 0xFFFFFFFE;
2646                 this_38 &= 0xFFFFFFFD;
2647                 this_38 &= 0xF3FFFFFF;
2648                 this_38 |= 0x03000000;  /* set 32khz samplerate */
2649                 this_38 &= 0xFFFFFF3F;
2650                 spdif_sr &= 0xFFFFFFFD;
2651                 spdif_sr |= 1;
2652                 break;
2653         case 44100:
2654                 this_38 &= 0xFFFFFFFE;
2655                 this_38 &= 0xFFFFFFFD;
2656                 this_38 &= 0xF0FFFFFF;
2657                 this_38 |= 0x03000000;
2658                 this_38 &= 0xFFFFFF3F;
2659                 spdif_sr &= 0xFFFFFFFC;
2660                 break;
2661         case 48000:
2662                 if (spdif_mode == 1) {
2663                         this_38 &= 0xFFFFFFFE;
2664                         this_38 &= 0xFFFFFFFD;
2665                         this_38 &= 0xF2FFFFFF;
2666                         this_38 |= 0x02000000;  /* set 48khz samplerate */
2667                         this_38 &= 0xFFFFFF3F;
2668                 } else {
2669                         /* J. Gordon Wolfe: I think this stuff is for AC3 */
2670                         this_38 |= 0x00000003;
2671                         this_38 &= 0xFFFFFFBF;
2672                         this_38 |= 0x80;
2673                 }
2674                 spdif_sr |= 2;
2675                 spdif_sr &= 0xFFFFFFFE;
2676                 break;
2677
2678         }
2679         /* looks like the next 2 lines transfer a 16-bit value into 2 8-bit
2680            registers. seems to be for the standard IEC/SPDIF initialization
2681            stuff */
2682         hwwrite(vortex->mmio, VORTEX_SPDIF_CFG0, this_38 & 0xffff);
2683         hwwrite(vortex->mmio, VORTEX_SPDIF_CFG1, this_38 >> 0x10);
2684         hwwrite(vortex->mmio, VORTEX_SPDIF_SMPRATE, spdif_sr);
2685 }
2686
2687 /* Initialization */
2688
2689 static int vortex_core_init(vortex_t *vortex)
2690 {
2691
2692         dev_info(vortex->card->dev, "init started\n");
2693         /* Hardware Init. */
2694         hwwrite(vortex->mmio, VORTEX_CTRL, 0xffffffff);
2695         msleep(5);
2696         hwwrite(vortex->mmio, VORTEX_CTRL,
2697                 hwread(vortex->mmio, VORTEX_CTRL) & 0xffdfffff);
2698         msleep(5);
2699         /* Reset IRQ flags */
2700         hwwrite(vortex->mmio, VORTEX_IRQ_SOURCE, 0xffffffff);
2701         hwread(vortex->mmio, VORTEX_IRQ_STAT);
2702
2703         vortex_codec_init(vortex);
2704
2705 #ifdef CHIP_AU8830
2706         hwwrite(vortex->mmio, VORTEX_CTRL,
2707                 hwread(vortex->mmio, VORTEX_CTRL) | 0x1000000);
2708 #endif
2709
2710         /* Init audio engine. */
2711         vortex_adbdma_init(vortex);
2712         hwwrite(vortex->mmio, VORTEX_ENGINE_CTRL, 0x0); //, 0xc83c7e58, 0xc5f93e58
2713         vortex_adb_init(vortex);
2714         /* Init processing blocks. */
2715         vortex_fifo_init(vortex);
2716         vortex_mixer_init(vortex);
2717         vortex_srcblock_init(vortex);
2718 #ifndef CHIP_AU8820
2719         vortex_eq_init(vortex);
2720         vortex_spdif_init(vortex, 48000, 1);
2721         vortex_Vort3D_enable(vortex);
2722 #endif
2723 #ifndef CHIP_AU8810
2724         vortex_wt_init(vortex);
2725 #endif
2726         // Moved to au88x0.c
2727         //vortex_connect_default(vortex, 1);
2728
2729         vortex_settimer(vortex, 0x90);
2730         // Enable Interrupts.
2731         // vortex_enable_int() must be first !!
2732         //  hwwrite(vortex->mmio, VORTEX_IRQ_CTRL, 0);
2733         // vortex_enable_int(vortex);
2734         //vortex_enable_timer_int(vortex);
2735         //vortex_disable_timer_int(vortex);
2736
2737         dev_info(vortex->card->dev, "init.... done.\n");
2738         spin_lock_init(&vortex->lock);
2739
2740         return 0;
2741 }
2742
2743 static int vortex_core_shutdown(vortex_t * vortex)
2744 {
2745
2746         dev_info(vortex->card->dev, "shutdown started\n");
2747 #ifndef CHIP_AU8820
2748         vortex_eq_free(vortex);
2749         vortex_Vort3D_disable(vortex);
2750 #endif
2751         //vortex_disable_timer_int(vortex);
2752         vortex_disable_int(vortex);
2753         vortex_connect_default(vortex, 0);
2754         /* Reset all DMA fifos. */
2755         vortex_fifo_init(vortex);
2756         /* Erase all audio routes. */
2757         vortex_adb_init(vortex);
2758
2759         /* Disable MPU401 */
2760         //hwwrite(vortex->mmio, VORTEX_IRQ_CTRL, hwread(vortex->mmio, VORTEX_IRQ_CTRL) & ~IRQ_MIDI);
2761         //hwwrite(vortex->mmio, VORTEX_CTRL, hwread(vortex->mmio, VORTEX_CTRL) & ~CTRL_MIDI_EN);
2762
2763         hwwrite(vortex->mmio, VORTEX_IRQ_CTRL, 0);
2764         hwwrite(vortex->mmio, VORTEX_CTRL, 0);
2765         msleep(5);
2766         hwwrite(vortex->mmio, VORTEX_IRQ_SOURCE, 0xffff);
2767
2768         dev_info(vortex->card->dev, "shutdown.... done.\n");
2769         return 0;
2770 }
2771
2772 /* Alsa support. */
2773
2774 static int vortex_alsafmt_aspfmt(int alsafmt, vortex_t *v)
2775 {
2776         int fmt;
2777
2778         switch (alsafmt) {
2779         case SNDRV_PCM_FORMAT_U8:
2780                 fmt = 0x1;
2781                 break;
2782         case SNDRV_PCM_FORMAT_MU_LAW:
2783                 fmt = 0x2;
2784                 break;
2785         case SNDRV_PCM_FORMAT_A_LAW:
2786                 fmt = 0x3;
2787                 break;
2788         case SNDRV_PCM_FORMAT_SPECIAL:
2789                 fmt = 0x4;      /* guess. */
2790                 break;
2791         case SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE:
2792                 fmt = 0x5;      /* guess. */
2793                 break;
2794         case SNDRV_PCM_FORMAT_S16_LE:
2795                 fmt = 0x8;
2796                 break;
2797         case SNDRV_PCM_FORMAT_S16_BE:
2798                 fmt = 0x9;      /* check this... */
2799                 break;
2800         default:
2801                 fmt = 0x8;
2802                 dev_err(v->card->dev,
2803                         "format unsupported %d\n", alsafmt);
2804                 break;
2805         }
2806         return fmt;
2807 }
2808
2809 /* Some not yet useful translations. */
2810 #if 0
2811 typedef enum {
2812         ASPFMTLINEAR16 = 0,     /* 0x8 */
2813         ASPFMTLINEAR8,          /* 0x1 */
2814         ASPFMTULAW,             /* 0x2 */
2815         ASPFMTALAW,             /* 0x3 */
2816         ASPFMTSPORT,            /* ? */
2817         ASPFMTSPDIF,            /* ? */
2818 } ASPENCODING;
2819
2820 static int
2821 vortex_translateformat(vortex_t * vortex, char bits, char nch, int encod)
2822 {
2823         int a, this_194;
2824
2825         if ((bits != 8) && (bits != 16))
2826                 return -1;
2827
2828         switch (encod) {
2829         case 0:
2830                 if (bits == 0x10)
2831                         a = 8;  // 16 bit
2832                 break;
2833         case 1:
2834                 if (bits == 8)
2835                         a = 1;  // 8 bit
2836                 break;
2837         case 2:
2838                 a = 2;          // U_LAW
2839                 break;
2840         case 3:
2841                 a = 3;          // A_LAW
2842                 break;
2843         }
2844         switch (nch) {
2845         case 1:
2846                 this_194 = 0;
2847                 break;
2848         case 2:
2849                 this_194 = 1;
2850                 break;
2851         case 4:
2852                 this_194 = 1;
2853                 break;
2854         case 6:
2855                 this_194 = 1;
2856                 break;
2857         }
2858         return (a);
2859 }
2860
2861 static void vortex_cdmacore_setformat(vortex_t * vortex, int bits, int nch)
2862 {
2863         short int d, this_148;
2864
2865         d = ((bits >> 3) * nch);
2866         this_148 = 0xbb80 / d;
2867 }
2868 #endif