2 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
3 * Author: Chanwoo Choi <cw00.choi@samsung.com>
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
10 #ifndef _DT_BINDINGS_CLOCK_EXYNOS5433_H
11 #define _DT_BINDINGS_CLOCK_EXYNOS5433_H
14 #define CLK_FOUT_ISP_PLL 1
15 #define CLK_FOUT_AUD_PLL 2
17 #define CLK_MOUT_AUD_PLL 10
18 #define CLK_MOUT_ISP_PLL 11
19 #define CLK_MOUT_AUD_PLL_USER_T 12
20 #define CLK_MOUT_MPHY_PLL_USER 13
21 #define CLK_MOUT_MFC_PLL_USER 14
22 #define CLK_MOUT_BUS_PLL_USER 15
23 #define CLK_MOUT_ACLK_HEVC_400 16
24 #define CLK_MOUT_ACLK_CAM1_333 17
25 #define CLK_MOUT_ACLK_CAM1_552_B 18
26 #define CLK_MOUT_ACLK_CAM1_552_A 19
27 #define CLK_MOUT_ACLK_ISP_DIS_400 20
28 #define CLK_MOUT_ACLK_ISP_400 21
29 #define CLK_MOUT_ACLK_BUS0_400 22
30 #define CLK_MOUT_ACLK_MSCL_400_B 23
31 #define CLK_MOUT_ACLK_MSCL_400_A 24
32 #define CLK_MOUT_ACLK_GSCL_333 25
33 #define CLK_MOUT_ACLK_G2D_400_B 26
34 #define CLK_MOUT_ACLK_G2D_400_A 27
35 #define CLK_MOUT_SCLK_JPEG_C 28
36 #define CLK_MOUT_SCLK_JPEG_B 29
37 #define CLK_MOUT_SCLK_JPEG_A 30
38 #define CLK_MOUT_SCLK_MMC2_B 31
39 #define CLK_MOUT_SCLK_MMC2_A 32
40 #define CLK_MOUT_SCLK_MMC1_B 33
41 #define CLK_MOUT_SCLK_MMC1_A 34
42 #define CLK_MOUT_SCLK_MMC0_D 35
43 #define CLK_MOUT_SCLK_MMC0_C 36
44 #define CLK_MOUT_SCLK_MMC0_B 37
45 #define CLK_MOUT_SCLK_MMC0_A 38
46 #define CLK_MOUT_SCLK_SPI4 39
47 #define CLK_MOUT_SCLK_SPI3 40
48 #define CLK_MOUT_SCLK_UART2 41
49 #define CLK_MOUT_SCLK_UART1 42
50 #define CLK_MOUT_SCLK_UART0 43
51 #define CLK_MOUT_SCLK_SPI2 44
52 #define CLK_MOUT_SCLK_SPI1 45
53 #define CLK_MOUT_SCLK_SPI0 46
54 #define CLK_MOUT_ACLK_MFC_400_C 47
55 #define CLK_MOUT_ACLK_MFC_400_B 48
56 #define CLK_MOUT_ACLK_MFC_400_A 49
57 #define CLK_MOUT_SCLK_ISP_SENSOR2 50
58 #define CLK_MOUT_SCLK_ISP_SENSOR1 51
59 #define CLK_MOUT_SCLK_ISP_SENSOR0 52
60 #define CLK_MOUT_SCLK_ISP_UART 53
61 #define CLK_MOUT_SCLK_ISP_SPI1 54
62 #define CLK_MOUT_SCLK_ISP_SPI0 55
63 #define CLK_MOUT_SCLK_PCIE_100 56
64 #define CLK_MOUT_SCLK_UFSUNIPRO 57
65 #define CLK_MOUT_SCLK_USBHOST30 58
66 #define CLK_MOUT_SCLK_USBDRD30 59
67 #define CLK_MOUT_SCLK_SLIMBUS 60
68 #define CLK_MOUT_SCLK_SPDIF 61
69 #define CLK_MOUT_SCLK_AUDIO1 62
70 #define CLK_MOUT_SCLK_AUDIO0 63
71 #define CLK_MOUT_SCLK_HDMI_SPDIF 64
73 #define CLK_DIV_ACLK_FSYS_200 100
74 #define CLK_DIV_ACLK_IMEM_SSSX_266 101
75 #define CLK_DIV_ACLK_IMEM_200 102
76 #define CLK_DIV_ACLK_IMEM_266 103
77 #define CLK_DIV_ACLK_PERIC_66_B 104
78 #define CLK_DIV_ACLK_PERIC_66_A 105
79 #define CLK_DIV_ACLK_PERIS_66_B 106
80 #define CLK_DIV_ACLK_PERIS_66_A 107
81 #define CLK_DIV_SCLK_MMC1_B 108
82 #define CLK_DIV_SCLK_MMC1_A 109
83 #define CLK_DIV_SCLK_MMC0_B 110
84 #define CLK_DIV_SCLK_MMC0_A 111
85 #define CLK_DIV_SCLK_MMC2_B 112
86 #define CLK_DIV_SCLK_MMC2_A 113
87 #define CLK_DIV_SCLK_SPI1_B 114
88 #define CLK_DIV_SCLK_SPI1_A 115
89 #define CLK_DIV_SCLK_SPI0_B 116
90 #define CLK_DIV_SCLK_SPI0_A 117
91 #define CLK_DIV_SCLK_SPI2_B 118
92 #define CLK_DIV_SCLK_SPI2_A 119
93 #define CLK_DIV_SCLK_UART2 120
94 #define CLK_DIV_SCLK_UART1 121
95 #define CLK_DIV_SCLK_UART0 122
96 #define CLK_DIV_SCLK_SPI4_B 123
97 #define CLK_DIV_SCLK_SPI4_A 124
98 #define CLK_DIV_SCLK_SPI3_B 125
99 #define CLK_DIV_SCLK_SPI3_A 126
100 #define CLK_DIV_SCLK_I2S1 127
101 #define CLK_DIV_SCLK_PCM1 128
102 #define CLK_DIV_SCLK_AUDIO1 129
103 #define CLK_DIV_SCLK_AUDIO0 130
104 #define CLK_DIV_ACLK_GSCL_111 131
105 #define CLK_DIV_ACLK_GSCL_333 132
106 #define CLK_DIV_ACLK_HEVC_400 133
107 #define CLK_DIV_ACLK_MFC_400 134
108 #define CLK_DIV_ACLK_G2D_266 135
109 #define CLK_DIV_ACLK_G2D_400 136
110 #define CLK_DIV_ACLK_G3D_400 137
111 #define CLK_DIV_ACLK_BUS0_400 138
112 #define CLK_DIV_ACLK_BUS1_400 139
113 #define CLK_DIV_SCLK_PCIE_100 140
114 #define CLK_DIV_SCLK_USBHOST30 141
115 #define CLK_DIV_SCLK_UFSUNIPRO 142
116 #define CLK_DIV_SCLK_USBDRD30 143
117 #define CLK_DIV_SCLK_JPEG 144
118 #define CLK_DIV_ACLK_MSCL_400 145
119 #define CLK_DIV_ACLK_ISP_DIS_400 146
120 #define CLK_DIV_ACLK_ISP_400 147
121 #define CLK_DIV_ACLK_CAM0_333 148
122 #define CLK_DIV_ACLK_CAM0_400 149
123 #define CLK_DIV_ACLK_CAM0_552 150
124 #define CLK_DIV_ACLK_CAM1_333 151
125 #define CLK_DIV_ACLK_CAM1_400 152
126 #define CLK_DIV_ACLK_CAM1_552 153
127 #define CLK_DIV_SCLK_ISP_UART 154
128 #define CLK_DIV_SCLK_ISP_SPI1_B 155
129 #define CLK_DIV_SCLK_ISP_SPI1_A 156
130 #define CLK_DIV_SCLK_ISP_SPI0_B 157
131 #define CLK_DIV_SCLK_ISP_SPI0_A 158
132 #define CLK_DIV_SCLK_ISP_SENSOR2_B 159
133 #define CLK_DIV_SCLK_ISP_SENSOR2_A 160
134 #define CLK_DIV_SCLK_ISP_SENSOR1_B 161
135 #define CLK_DIV_SCLK_ISP_SENSOR1_A 162
136 #define CLK_DIV_SCLK_ISP_SENSOR0_B 163
137 #define CLK_DIV_SCLK_ISP_SENSOR0_A 164
139 #define CLK_ACLK_PERIC_66 200
140 #define CLK_ACLK_PERIS_66 201
141 #define CLK_ACLK_FSYS_200 202
142 #define CLK_SCLK_MMC2_FSYS 203
143 #define CLK_SCLK_MMC1_FSYS 204
144 #define CLK_SCLK_MMC0_FSYS 205
145 #define CLK_SCLK_SPI4_PERIC 206
146 #define CLK_SCLK_SPI3_PERIC 207
147 #define CLK_SCLK_UART2_PERIC 208
148 #define CLK_SCLK_UART1_PERIC 209
149 #define CLK_SCLK_UART0_PERIC 210
150 #define CLK_SCLK_SPI2_PERIC 211
151 #define CLK_SCLK_SPI1_PERIC 212
152 #define CLK_SCLK_SPI0_PERIC 213
153 #define CLK_SCLK_SPDIF_PERIC 214
154 #define CLK_SCLK_I2S1_PERIC 215
155 #define CLK_SCLK_PCM1_PERIC 216
156 #define CLK_SCLK_SLIMBUS 217
157 #define CLK_SCLK_AUDIO1 218
158 #define CLK_SCLK_AUDIO0 219
159 #define CLK_ACLK_G2D_266 220
160 #define CLK_ACLK_G2D_400 221
161 #define CLK_ACLK_G3D_400 222
162 #define CLK_ACLK_IMEM_SSX_266 223
163 #define CLK_ACLK_BUS0_400 224
164 #define CLK_ACLK_BUS1_400 225
165 #define CLK_ACLK_IMEM_200 226
166 #define CLK_ACLK_IMEM_266 227
167 #define CLK_SCLK_PCIE_100_FSYS 228
168 #define CLK_SCLK_UFSUNIPRO_FSYS 229
169 #define CLK_SCLK_USBHOST30_FSYS 230
170 #define CLK_SCLK_USBDRD30_FSYS 231
171 #define CLK_ACLK_GSCL_111 232
172 #define CLK_ACLK_GSCL_333 233
173 #define CLK_SCLK_JPEG_MSCL 234
174 #define CLK_ACLK_MSCL_400 235
175 #define CLK_ACLK_MFC_400 236
176 #define CLK_ACLK_HEVC_400 237
177 #define CLK_ACLK_ISP_DIS_400 238
178 #define CLK_ACLK_ISP_400 239
179 #define CLK_ACLK_CAM0_333 240
180 #define CLK_ACLK_CAM0_400 241
181 #define CLK_ACLK_CAM0_552 242
182 #define CLK_ACLK_CAM1_333 243
183 #define CLK_ACLK_CAM1_400 244
184 #define CLK_ACLK_CAM1_552 245
185 #define CLK_SCLK_ISP_SENSOR2 246
186 #define CLK_SCLK_ISP_SENSOR1 247
187 #define CLK_SCLK_ISP_SENSOR0 248
188 #define CLK_SCLK_ISP_MCTADC_CAM1 249
189 #define CLK_SCLK_ISP_UART_CAM1 250
190 #define CLK_SCLK_ISP_SPI1_CAM1 251
191 #define CLK_SCLK_ISP_SPI0_CAM1 252
192 #define CLK_SCLK_HDMI_SPDIF_DISP 253
194 #define TOP_NR_CLK 254
197 #define CLK_FOUT_MPHY_PLL 1
199 #define CLK_MOUT_MPHY_PLL 2
201 #define CLK_DIV_SCLK_MPHY 10
203 #define CLK_SCLK_MPHY_PLL 11
204 #define CLK_SCLK_UFS_MPHY 11
206 #define CPIF_NR_CLK 12
209 #define CLK_FOUT_MEM0_PLL 1
210 #define CLK_FOUT_MEM1_PLL 2
211 #define CLK_FOUT_BUS_PLL 3
212 #define CLK_FOUT_MFC_PLL 4
213 #define CLK_DOUT_MFC_PLL 5
214 #define CLK_DOUT_BUS_PLL 6
215 #define CLK_DOUT_MEM1_PLL 7
216 #define CLK_DOUT_MEM0_PLL 8
218 #define CLK_MOUT_MFC_PLL_DIV2 10
219 #define CLK_MOUT_BUS_PLL_DIV2 11
220 #define CLK_MOUT_MEM1_PLL_DIV2 12
221 #define CLK_MOUT_MEM0_PLL_DIV2 13
222 #define CLK_MOUT_MFC_PLL 14
223 #define CLK_MOUT_BUS_PLL 15
224 #define CLK_MOUT_MEM1_PLL 16
225 #define CLK_MOUT_MEM0_PLL 17
226 #define CLK_MOUT_CLK2X_PHY_C 18
227 #define CLK_MOUT_CLK2X_PHY_B 19
228 #define CLK_MOUT_CLK2X_PHY_A 20
229 #define CLK_MOUT_CLKM_PHY_C 21
230 #define CLK_MOUT_CLKM_PHY_B 22
231 #define CLK_MOUT_CLKM_PHY_A 23
232 #define CLK_MOUT_ACLK_MIFNM_200 24
233 #define CLK_MOUT_ACLK_MIFNM_400 25
234 #define CLK_MOUT_ACLK_DISP_333_B 26
235 #define CLK_MOUT_ACLK_DISP_333_A 27
236 #define CLK_MOUT_SCLK_DECON_VCLK_C 28
237 #define CLK_MOUT_SCLK_DECON_VCLK_B 29
238 #define CLK_MOUT_SCLK_DECON_VCLK_A 30
239 #define CLK_MOUT_SCLK_DECON_ECLK_C 31
240 #define CLK_MOUT_SCLK_DECON_ECLK_B 32
241 #define CLK_MOUT_SCLK_DECON_ECLK_A 33
242 #define CLK_MOUT_SCLK_DECON_TV_ECLK_C 34
243 #define CLK_MOUT_SCLK_DECON_TV_ECLK_B 35
244 #define CLK_MOUT_SCLK_DECON_TV_ECLK_A 36
245 #define CLK_MOUT_SCLK_DSD_C 37
246 #define CLK_MOUT_SCLK_DSD_B 38
247 #define CLK_MOUT_SCLK_DSD_A 39
248 #define CLK_MOUT_SCLK_DSIM0_C 40
249 #define CLK_MOUT_SCLK_DSIM0_B 41
250 #define CLK_MOUT_SCLK_DSIM0_A 42
251 #define CLK_MOUT_SCLK_DECON_TV_VCLK_C 46
252 #define CLK_MOUT_SCLK_DECON_TV_VCLK_B 47
253 #define CLK_MOUT_SCLK_DECON_TV_VCLK_A 48
254 #define CLK_MOUT_SCLK_DSIM1_C 49
255 #define CLK_MOUT_SCLK_DSIM1_B 50
256 #define CLK_MOUT_SCLK_DSIM1_A 51
258 #define CLK_DIV_SCLK_HPM_MIF 55
259 #define CLK_DIV_ACLK_DREX1 56
260 #define CLK_DIV_ACLK_DREX0 57
261 #define CLK_DIV_CLK2XPHY 58
262 #define CLK_DIV_ACLK_MIF_266 59
263 #define CLK_DIV_ACLK_MIFND_133 60
264 #define CLK_DIV_ACLK_MIF_133 61
265 #define CLK_DIV_ACLK_MIFNM_200 62
266 #define CLK_DIV_ACLK_MIF_200 63
267 #define CLK_DIV_ACLK_MIF_400 64
268 #define CLK_DIV_ACLK_BUS2_400 65
269 #define CLK_DIV_ACLK_DISP_333 66
270 #define CLK_DIV_ACLK_CPIF_200 67
271 #define CLK_DIV_SCLK_DSIM1 68
272 #define CLK_DIV_SCLK_DECON_TV_VCLK 69
273 #define CLK_DIV_SCLK_DSIM0 70
274 #define CLK_DIV_SCLK_DSD 71
275 #define CLK_DIV_SCLK_DECON_TV_ECLK 72
276 #define CLK_DIV_SCLK_DECON_VCLK 73
277 #define CLK_DIV_SCLK_DECON_ECLK 74
278 #define CLK_DIV_MIF_PRE 75
280 #define CLK_CLK2X_PHY1 80
281 #define CLK_CLK2X_PHY0 81
282 #define CLK_CLKM_PHY1 82
283 #define CLK_CLKM_PHY0 83
284 #define CLK_RCLK_DREX1 84
285 #define CLK_RCLK_DREX0 85
286 #define CLK_ACLK_DREX1_TZ 86
287 #define CLK_ACLK_DREX0_TZ 87
288 #define CLK_ACLK_DREX1_PEREV 88
289 #define CLK_ACLK_DREX0_PEREV 89
290 #define CLK_ACLK_DREX1_MEMIF 90
291 #define CLK_ACLK_DREX0_MEMIF 91
292 #define CLK_ACLK_DREX1_SCH 92
293 #define CLK_ACLK_DREX0_SCH 93
294 #define CLK_ACLK_DREX1_BUSIF 94
295 #define CLK_ACLK_DREX0_BUSIF 95
296 #define CLK_ACLK_DREX1_BUSIF_RD 96
297 #define CLK_ACLK_DREX0_BUSIF_RD 97
298 #define CLK_ACLK_DREX1 98
299 #define CLK_ACLK_DREX0 99
300 #define CLK_ACLK_ASYNCAXIM_ATLAS_CCIX 100
301 #define CLK_ACLK_ASYNCAXIS_ATLAS_MIF 101
302 #define CLK_ACLK_ASYNCAXIM_ATLAS_MIF 102
303 #define CLK_ACLK_ASYNCAXIS_MIF_IMEM 103
304 #define CLK_ACLK_ASYNCAXIS_NOC_P_CCI 104
305 #define CLK_ACLK_ASYNCAXIM_NOC_P_CCI 105
306 #define CLK_ACLK_ASYNCAXIS_CP1 106
307 #define CLK_ACLK_ASYNCAXIM_CP1 107
308 #define CLK_ACLK_ASYNCAXIS_CP0 108
309 #define CLK_ACLK_ASYNCAXIM_CP0 109
310 #define CLK_ACLK_ASYNCAXIS_DREX1_3 110
311 #define CLK_ACLK_ASYNCAXIM_DREX1_3 111
312 #define CLK_ACLK_ASYNCAXIS_DREX1_1 112
313 #define CLK_ACLK_ASYNCAXIM_DREX1_1 113
314 #define CLK_ACLK_ASYNCAXIS_DREX1_0 114
315 #define CLK_ACLK_ASYNCAXIM_DREX1_0 115
316 #define CLK_ACLK_ASYNCAXIS_DREX0_3 116
317 #define CLK_ACLK_ASYNCAXIM_DREX0_3 117
318 #define CLK_ACLK_ASYNCAXIS_DREX0_1 118
319 #define CLK_ACLK_ASYNCAXIM_DREX0_1 119
320 #define CLK_ACLK_ASYNCAXIS_DREX0_0 120
321 #define CLK_ACLK_ASYNCAXIM_DREX0_0 121
322 #define CLK_ACLK_AHB2APB_MIF2P 122
323 #define CLK_ACLK_AHB2APB_MIF1P 123
324 #define CLK_ACLK_AHB2APB_MIF0P 124
325 #define CLK_ACLK_IXIU_CCI 125
326 #define CLK_ACLK_XIU_MIFSFRX 126
327 #define CLK_ACLK_MIFNP_133 127
328 #define CLK_ACLK_MIFNM_200 128
329 #define CLK_ACLK_MIFND_133 129
330 #define CLK_ACLK_MIFND_400 130
331 #define CLK_ACLK_CCI 131
332 #define CLK_ACLK_MIFND_266 132
333 #define CLK_ACLK_PPMU_DREX1S3 133
334 #define CLK_ACLK_PPMU_DREX1S1 134
335 #define CLK_ACLK_PPMU_DREX1S0 135
336 #define CLK_ACLK_PPMU_DREX0S3 136
337 #define CLK_ACLK_PPMU_DREX0S1 137
338 #define CLK_ACLK_PPMU_DREX0S0 138
339 #define CLK_ACLK_BTS_APOLLO 139
340 #define CLK_ACLK_BTS_ATLAS 140
341 #define CLK_ACLK_ACE_SEL_APOLL 141
342 #define CLK_ACLK_ACE_SEL_ATLAS 142
343 #define CLK_ACLK_AXIDS_CCI_MIFSFRX 143
344 #define CLK_ACLK_AXIUS_ATLAS_CCI 144
345 #define CLK_ACLK_AXISYNCDNS_CCI 145
346 #define CLK_ACLK_AXISYNCDN_CCI 146
347 #define CLK_ACLK_AXISYNCDN_NOC_D 147
348 #define CLK_ACLK_ASYNCACEM_APOLLO_CCI 148
349 #define CLK_ACLK_ASYNCACEM_ATLAS_CCI 149
350 #define CLK_ACLK_ASYNCAPBS_MIF_CSSYS 150
351 #define CLK_ACLK_BUS2_400 151
352 #define CLK_ACLK_DISP_333 152
353 #define CLK_ACLK_CPIF_200 153
354 #define CLK_PCLK_PPMU_DREX1S3 154
355 #define CLK_PCLK_PPMU_DREX1S1 155
356 #define CLK_PCLK_PPMU_DREX1S0 156
357 #define CLK_PCLK_PPMU_DREX0S3 157
358 #define CLK_PCLK_PPMU_DREX0S1 158
359 #define CLK_PCLK_PPMU_DREX0S0 159
360 #define CLK_PCLK_BTS_APOLLO 160
361 #define CLK_PCLK_BTS_ATLAS 161
362 #define CLK_PCLK_ASYNCAXI_NOC_P_CCI 162
363 #define CLK_PCLK_ASYNCAXI_CP1 163
364 #define CLK_PCLK_ASYNCAXI_CP0 164
365 #define CLK_PCLK_ASYNCAXI_DREX1_3 165
366 #define CLK_PCLK_ASYNCAXI_DREX1_1 166
367 #define CLK_PCLK_ASYNCAXI_DREX1_0 167
368 #define CLK_PCLK_ASYNCAXI_DREX0_3 168
369 #define CLK_PCLK_ASYNCAXI_DREX0_1 169
370 #define CLK_PCLK_ASYNCAXI_DREX0_0 170
371 #define CLK_PCLK_MIFSRVND_133 171
372 #define CLK_PCLK_PMU_MIF 172
373 #define CLK_PCLK_SYSREG_MIF 173
374 #define CLK_PCLK_GPIO_ALIVE 174
375 #define CLK_PCLK_ABB 175
376 #define CLK_PCLK_PMU_APBIF 176
377 #define CLK_PCLK_DDR_PHY1 177
378 #define CLK_PCLK_DREX1 178
379 #define CLK_PCLK_DDR_PHY0 179
380 #define CLK_PCLK_DREX0 180
381 #define CLK_PCLK_DREX0_TZ 181
382 #define CLK_PCLK_DREX1_TZ 182
383 #define CLK_PCLK_MONOTONIC_CNT 183
384 #define CLK_PCLK_RTC 184
385 #define CLK_SCLK_DSIM1_DISP 185
386 #define CLK_SCLK_DECON_TV_VCLK_DISP 186
387 #define CLK_SCLK_FREQ_DET_BUS_PLL 187
388 #define CLK_SCLK_FREQ_DET_MFC_PLL 188
389 #define CLK_SCLK_FREQ_DET_MEM0_PLL 189
390 #define CLK_SCLK_FREQ_DET_MEM1_PLL 190
391 #define CLK_SCLK_DSIM0_DISP 191
392 #define CLK_SCLK_DSD_DISP 192
393 #define CLK_SCLK_DECON_TV_ECLK_DISP 193
394 #define CLK_SCLK_DECON_VCLK_DISP 194
395 #define CLK_SCLK_DECON_ECLK_DISP 195
396 #define CLK_SCLK_HPM_MIF 196
397 #define CLK_SCLK_MFC_PLL 197
398 #define CLK_SCLK_BUS_PLL 198
399 #define CLK_SCLK_BUS_PLL_APOLLO 199
400 #define CLK_SCLK_BUS_PLL_ATLAS 200
402 #define MIF_NR_CLK 201
405 #define CLK_PCLK_SPI2 1
406 #define CLK_PCLK_SPI1 2
407 #define CLK_PCLK_SPI0 3
408 #define CLK_PCLK_UART2 4
409 #define CLK_PCLK_UART1 5
410 #define CLK_PCLK_UART0 6
411 #define CLK_PCLK_HSI2C3 7
412 #define CLK_PCLK_HSI2C2 8
413 #define CLK_PCLK_HSI2C1 9
414 #define CLK_PCLK_HSI2C0 10
415 #define CLK_PCLK_I2C7 11
416 #define CLK_PCLK_I2C6 12
417 #define CLK_PCLK_I2C5 13
418 #define CLK_PCLK_I2C4 14
419 #define CLK_PCLK_I2C3 15
420 #define CLK_PCLK_I2C2 16
421 #define CLK_PCLK_I2C1 17
422 #define CLK_PCLK_I2C0 18
423 #define CLK_PCLK_SPI4 19
424 #define CLK_PCLK_SPI3 20
425 #define CLK_PCLK_HSI2C11 21
426 #define CLK_PCLK_HSI2C10 22
427 #define CLK_PCLK_HSI2C9 23
428 #define CLK_PCLK_HSI2C8 24
429 #define CLK_PCLK_HSI2C7 25
430 #define CLK_PCLK_HSI2C6 26
431 #define CLK_PCLK_HSI2C5 27
432 #define CLK_PCLK_HSI2C4 28
433 #define CLK_SCLK_SPI4 29
434 #define CLK_SCLK_SPI3 30
435 #define CLK_SCLK_SPI2 31
436 #define CLK_SCLK_SPI1 32
437 #define CLK_SCLK_SPI0 33
438 #define CLK_SCLK_UART2 34
439 #define CLK_SCLK_UART1 35
440 #define CLK_SCLK_UART0 36
441 #define CLK_ACLK_AHB2APB_PERIC2P 37
442 #define CLK_ACLK_AHB2APB_PERIC1P 38
443 #define CLK_ACLK_AHB2APB_PERIC0P 39
444 #define CLK_ACLK_PERICNP_66 40
445 #define CLK_PCLK_SCI 41
446 #define CLK_PCLK_GPIO_FINGER 42
447 #define CLK_PCLK_GPIO_ESE 43
448 #define CLK_PCLK_PWM 44
449 #define CLK_PCLK_SPDIF 45
450 #define CLK_PCLK_PCM1 46
451 #define CLK_PCLK_I2S1 47
452 #define CLK_PCLK_ADCIF 48
453 #define CLK_PCLK_GPIO_TOUCH 49
454 #define CLK_PCLK_GPIO_NFC 50
455 #define CLK_PCLK_GPIO_PERIC 51
456 #define CLK_PCLK_PMU_PERIC 52
457 #define CLK_PCLK_SYSREG_PERIC 53
458 #define CLK_SCLK_IOCLK_SPI4 54
459 #define CLK_SCLK_IOCLK_SPI3 55
460 #define CLK_SCLK_SCI 56
461 #define CLK_SCLK_SC_IN 57
462 #define CLK_SCLK_PWM 58
463 #define CLK_SCLK_IOCLK_SPI2 59
464 #define CLK_SCLK_IOCLK_SPI1 60
465 #define CLK_SCLK_IOCLK_SPI0 61
466 #define CLK_SCLK_IOCLK_I2S1_BCLK 62
467 #define CLK_SCLK_SPDIF 63
468 #define CLK_SCLK_PCM1 64
469 #define CLK_SCLK_I2S1 65
471 #define CLK_DIV_SCLK_SCI 70
472 #define CLK_DIV_SCLK_SC_IN 71
474 #define PERIC_NR_CLK 72
477 #define CLK_PCLK_HPM_APBIF 1
478 #define CLK_PCLK_TMU1_APBIF 2
479 #define CLK_PCLK_TMU0_APBIF 3
480 #define CLK_PCLK_PMU_PERIS 4
481 #define CLK_PCLK_SYSREG_PERIS 5
482 #define CLK_PCLK_CMU_TOP_APBIF 6
483 #define CLK_PCLK_WDT_APOLLO 7
484 #define CLK_PCLK_WDT_ATLAS 8
485 #define CLK_PCLK_MCT 9
486 #define CLK_PCLK_HDMI_CEC 10
487 #define CLK_ACLK_AHB2APB_PERIS1P 11
488 #define CLK_ACLK_AHB2APB_PERIS0P 12
489 #define CLK_ACLK_PERISNP_66 13
490 #define CLK_PCLK_TZPC12 14
491 #define CLK_PCLK_TZPC11 15
492 #define CLK_PCLK_TZPC10 16
493 #define CLK_PCLK_TZPC9 17
494 #define CLK_PCLK_TZPC8 18
495 #define CLK_PCLK_TZPC7 19
496 #define CLK_PCLK_TZPC6 20
497 #define CLK_PCLK_TZPC5 21
498 #define CLK_PCLK_TZPC4 22
499 #define CLK_PCLK_TZPC3 23
500 #define CLK_PCLK_TZPC2 24
501 #define CLK_PCLK_TZPC1 25
502 #define CLK_PCLK_TZPC0 26
503 #define CLK_PCLK_SECKEY_APBIF 27
504 #define CLK_PCLK_CHIPID_APBIF 28
505 #define CLK_PCLK_TOPRTC 29
506 #define CLK_PCLK_CUSTOM_EFUSE_APBIF 30
507 #define CLK_PCLK_ANTIRBK_CNT_APBIF 31
508 #define CLK_PCLK_OTP_CON_APBIF 32
509 #define CLK_SCLK_ASV_TB 33
510 #define CLK_SCLK_TMU1 34
511 #define CLK_SCLK_TMU0 35
512 #define CLK_SCLK_SECKEY 36
513 #define CLK_SCLK_CHIPID 37
514 #define CLK_SCLK_TOPRTC 38
515 #define CLK_SCLK_CUSTOM_EFUSE 39
516 #define CLK_SCLK_ANTIRBK_CNT 40
517 #define CLK_SCLK_OTP_CON 41
519 #define PERIS_NR_CLK 42
522 #define CLK_MOUT_ACLK_FSYS_200_USER 1
523 #define CLK_MOUT_SCLK_MMC2_USER 2
524 #define CLK_MOUT_SCLK_MMC1_USER 3
525 #define CLK_MOUT_SCLK_MMC0_USER 4
526 #define CLK_MOUT_SCLK_UFS_MPHY_USER 5
527 #define CLK_MOUT_SCLK_PCIE_100_USER 6
528 #define CLK_MOUT_SCLK_UFSUNIPRO_USER 7
529 #define CLK_MOUT_SCLK_USBHOST30_USER 8
530 #define CLK_MOUT_SCLK_USBDRD30_USER 9
531 #define CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_USER 10
532 #define CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_USER 11
533 #define CLK_MOUT_PHYCLK_USBHOST20_PHY_HSIC1_USER 12
534 #define CLK_MOUT_PHYCLK_USBHOST20_PHY_CLK48MOHCI_USER 13
535 #define CLK_MOUT_PHYCLK_USBHOST20_PHY_PHYCLOCK_USER 14
536 #define CLK_MOUT_PHYCLK_USBHOST20_PHY_PHY_FREECLK_USER 15
537 #define CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_USER 16
538 #define CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_USER 17
539 #define CLK_MOUT_PHYCLK_UFS_RX1_SYMBOL_USER 18
540 #define CLK_MOUT_PHYCLK_UFS_RX0_SYMBOL_USER 19
541 #define CLK_MOUT_PHYCLK_UFS_TX1_SYMBOL_USER 20
542 #define CLK_MOUT_PHYCLK_UFS_TX0_SYMBOL_USER 21
543 #define CLK_MOUT_PHYCLK_LLI_MPHY_TO_UFS_USER 22
544 #define CLK_MOUT_SCLK_MPHY 23
546 #define CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_PHY 25
547 #define CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_PHY 26
548 #define CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_PHY 27
549 #define CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_PHY 28
550 #define CLK_PHYCLK_USBHOST20_PHY_FREECLK_PHY 29
551 #define CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK_PHY 30
552 #define CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI_PHY 31
553 #define CLK_PHYCLK_USBHOST20_PHY_HSIC1_PHY 32
554 #define CLK_PHYCLK_UFS_TX0_SYMBOL_PHY 33
555 #define CLK_PHYCLK_UFS_RX0_SYMBOL_PHY 34
556 #define CLK_PHYCLK_UFS_TX1_SYMBOL_PHY 35
557 #define CLK_PHYCLK_UFS_RX1_SYMBOL_PHY 36
558 #define CLK_PHYCLK_LLI_MPHY_TO_UFS_PHY 37
560 #define CLK_ACLK_PCIE 50
561 #define CLK_ACLK_PDMA1 51
562 #define CLK_ACLK_TSI 52
563 #define CLK_ACLK_MMC2 53
564 #define CLK_ACLK_MMC1 54
565 #define CLK_ACLK_MMC0 55
566 #define CLK_ACLK_UFS 56
567 #define CLK_ACLK_USBHOST20 57
568 #define CLK_ACLK_USBHOST30 58
569 #define CLK_ACLK_USBDRD30 59
570 #define CLK_ACLK_PDMA0 60
571 #define CLK_SCLK_MMC2 61
572 #define CLK_SCLK_MMC1 62
573 #define CLK_SCLK_MMC0 63
576 #define CLK_ACLK_XIU_FSYSPX 66
577 #define CLK_ACLK_AHB_USBLINKH1 67
578 #define CLK_ACLK_SMMU_PDMA1 68
579 #define CLK_ACLK_BTS_PCIE 69
580 #define CLK_ACLK_AXIUS_PDMA1 70
581 #define CLK_ACLK_SMMU_PDMA0 71
582 #define CLK_ACLK_BTS_UFS 72
583 #define CLK_ACLK_BTS_USBHOST30 73
584 #define CLK_ACLK_BTS_USBDRD30 74
585 #define CLK_ACLK_AXIUS_PDMA0 75
586 #define CLK_ACLK_AXIUS_USBHS 76
587 #define CLK_ACLK_AXIUS_FSYSSX 77
588 #define CLK_ACLK_AHB2APB_FSYSP 78
589 #define CLK_ACLK_AHB2AXI_USBHS 79
590 #define CLK_ACLK_AHB_USBLINKH0 80
591 #define CLK_ACLK_AHB_USBHS 81
592 #define CLK_ACLK_AHB_FSYSH 82
593 #define CLK_ACLK_XIU_FSYSX 83
594 #define CLK_ACLK_XIU_FSYSSX 84
595 #define CLK_ACLK_FSYSNP_200 85
596 #define CLK_ACLK_FSYSND_200 86
597 #define CLK_PCLK_PCIE_CTRL 87
598 #define CLK_PCLK_SMMU_PDMA1 88
599 #define CLK_PCLK_PCIE_PHY 89
600 #define CLK_PCLK_BTS_PCIE 90
601 #define CLK_PCLK_SMMU_PDMA0 91
602 #define CLK_PCLK_BTS_UFS 92
603 #define CLK_PCLK_BTS_USBHOST30 93
604 #define CLK_PCLK_BTS_USBDRD30 94
605 #define CLK_PCLK_GPIO_FSYS 95
606 #define CLK_PCLK_PMU_FSYS 96
607 #define CLK_PCLK_SYSREG_FSYS 97
608 #define CLK_SCLK_PCIE_100 98
609 #define CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK 99
610 #define CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK 100
611 #define CLK_PHYCLK_UFS_RX1_SYMBOL 101
612 #define CLK_PHYCLK_UFS_RX0_SYMBOL 102
613 #define CLK_PHYCLK_UFS_TX1_SYMBOL 103
614 #define CLK_PHYCLK_UFS_TX0_SYMBOL 104
615 #define CLK_PHYCLK_USBHOST20_PHY_HSIC1 105
616 #define CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI 106
617 #define CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK 107
618 #define CLK_PHYCLK_USBHOST20_PHY_FREECLK 108
619 #define CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK 109
620 #define CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK 110
621 #define CLK_SCLK_MPHY 111
622 #define CLK_SCLK_UFSUNIPRO 112
623 #define CLK_SCLK_USBHOST30 113
624 #define CLK_SCLK_USBDRD30 114
626 #define FSYS_NR_CLK 115
629 #define CLK_MUX_ACLK_G2D_266_USER 1
630 #define CLK_MUX_ACLK_G2D_400_USER 2
632 #define CLK_DIV_PCLK_G2D 3
634 #define CLK_ACLK_SMMU_MDMA1 4
635 #define CLK_ACLK_BTS_MDMA1 5
636 #define CLK_ACLK_BTS_G2D 6
637 #define CLK_ACLK_ALB_G2D 7
638 #define CLK_ACLK_AXIUS_G2DX 8
639 #define CLK_ACLK_ASYNCAXI_SYSX 9
640 #define CLK_ACLK_AHB2APB_G2D1P 10
641 #define CLK_ACLK_AHB2APB_G2D0P 11
642 #define CLK_ACLK_XIU_G2DX 12
643 #define CLK_ACLK_G2DNP_133 13
644 #define CLK_ACLK_G2DND_400 14
645 #define CLK_ACLK_MDMA1 15
646 #define CLK_ACLK_G2D 16
647 #define CLK_ACLK_SMMU_G2D 17
648 #define CLK_PCLK_SMMU_MDMA1 18
649 #define CLK_PCLK_BTS_MDMA1 19
650 #define CLK_PCLK_BTS_G2D 20
651 #define CLK_PCLK_ALB_G2D 21
652 #define CLK_PCLK_ASYNCAXI_SYSX 22
653 #define CLK_PCLK_PMU_G2D 23
654 #define CLK_PCLK_SYSREG_G2D 24
655 #define CLK_PCLK_G2D 25
656 #define CLK_PCLK_SMMU_G2D 26
658 #define G2D_NR_CLK 27
661 #define CLK_FOUT_DISP_PLL 1
663 #define CLK_MOUT_DISP_PLL 2
664 #define CLK_MOUT_SCLK_DSIM1_USER 3
665 #define CLK_MOUT_SCLK_DSIM0_USER 4
666 #define CLK_MOUT_SCLK_DSD_USER 5
667 #define CLK_MOUT_SCLK_DECON_TV_ECLK_USER 6
668 #define CLK_MOUT_SCLK_DECON_VCLK_USER 7
669 #define CLK_MOUT_SCLK_DECON_ECLK_USER 8
670 #define CLK_MOUT_SCLK_DECON_TV_VCLK_USER 9
671 #define CLK_MOUT_ACLK_DISP_333_USER 10
672 #define CLK_MOUT_PHYCLK_MIPIDPHY1_BITCLKDIV8_USER 11
673 #define CLK_MOUT_PHYCLK_MIPIDPHY1_RXCLKESC0_USER 12
674 #define CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER 13
675 #define CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER 14
676 #define CLK_MOUT_PHYCLK_HDMIPHY_TMDS_CLKO_USER 15
677 #define CLK_MOUT_PHYCLK_HDMIPHY_PIXEL_CLKO_USER 16
678 #define CLK_MOUT_SCLK_DSIM0 17
679 #define CLK_MOUT_SCLK_DECON_TV_ECLK 18
680 #define CLK_MOUT_SCLK_DECON_VCLK 19
681 #define CLK_MOUT_SCLK_DECON_ECLK 20
682 #define CLK_MOUT_SCLK_DSIM1_B_DISP 21
683 #define CLK_MOUT_SCLK_DSIM1_A_DISP 22
684 #define CLK_MOUT_SCLK_DECON_TV_VCLK_C_DISP 23
685 #define CLK_MOUT_SCLK_DECON_TV_VCLK_B_DISP 24
686 #define CLK_MOUT_SCLK_DECON_TV_VCLK_A_DISP 25
688 #define CLK_DIV_SCLK_DSIM1_DISP 30
689 #define CLK_DIV_SCLK_DECON_TV_VCLK_DISP 31
690 #define CLK_DIV_SCLK_DSIM0_DISP 32
691 #define CLK_DIV_SCLK_DECON_TV_ECLK_DISP 33
692 #define CLK_DIV_SCLK_DECON_VCLK_DISP 34
693 #define CLK_DIV_SCLK_DECON_ECLK_DISP 35
694 #define CLK_DIV_PCLK_DISP 36
696 #define CLK_ACLK_DECON_TV 40
697 #define CLK_ACLK_DECON 41
698 #define CLK_ACLK_SMMU_TV1X 42
699 #define CLK_ACLK_SMMU_TV0X 43
700 #define CLK_ACLK_SMMU_DECON1X 44
701 #define CLK_ACLK_SMMU_DECON0X 45
702 #define CLK_ACLK_BTS_DECON_TV_M3 46
703 #define CLK_ACLK_BTS_DECON_TV_M2 47
704 #define CLK_ACLK_BTS_DECON_TV_M1 48
705 #define CLK_ACLK_BTS_DECON_TV_M0 49
706 #define CLK_ACLK_BTS_DECON_NM4 50
707 #define CLK_ACLK_BTS_DECON_NM3 51
708 #define CLK_ACLK_BTS_DECON_NM2 52
709 #define CLK_ACLK_BTS_DECON_NM1 53
710 #define CLK_ACLK_BTS_DECON_NM0 54
711 #define CLK_ACLK_AHB2APB_DISPSFR2P 55
712 #define CLK_ACLK_AHB2APB_DISPSFR1P 56
713 #define CLK_ACLK_AHB2APB_DISPSFR0P 57
714 #define CLK_ACLK_AHB_DISPH 58
715 #define CLK_ACLK_XIU_TV1X 59
716 #define CLK_ACLK_XIU_TV0X 60
717 #define CLK_ACLK_XIU_DECON1X 61
718 #define CLK_ACLK_XIU_DECON0X 62
719 #define CLK_ACLK_XIU_DISP1X 63
720 #define CLK_ACLK_XIU_DISPNP_100 64
721 #define CLK_ACLK_DISP1ND_333 65
722 #define CLK_ACLK_DISP0ND_333 66
723 #define CLK_PCLK_SMMU_TV1X 67
724 #define CLK_PCLK_SMMU_TV0X 68
725 #define CLK_PCLK_SMMU_DECON1X 69
726 #define CLK_PCLK_SMMU_DECON0X 70
727 #define CLK_PCLK_BTS_DECON_TV_M3 71
728 #define CLK_PCLK_BTS_DECON_TV_M2 72
729 #define CLK_PCLK_BTS_DECON_TV_M1 73
730 #define CLK_PCLK_BTS_DECON_TV_M0 74
731 #define CLK_PCLK_BTS_DECONM4 75
732 #define CLK_PCLK_BTS_DECONM3 76
733 #define CLK_PCLK_BTS_DECONM2 77
734 #define CLK_PCLK_BTS_DECONM1 78
735 #define CLK_PCLK_BTS_DECONM0 79
736 #define CLK_PCLK_MIC1 80
737 #define CLK_PCLK_PMU_DISP 81
738 #define CLK_PCLK_SYSREG_DISP 82
739 #define CLK_PCLK_HDMIPHY 83
740 #define CLK_PCLK_HDMI 84
741 #define CLK_PCLK_MIC0 85
742 #define CLK_PCLK_DSIM1 86
743 #define CLK_PCLK_DSIM0 87
744 #define CLK_PCLK_DECON_TV 88
745 #define CLK_PHYCLK_MIPIDPHY1_BITCLKDIV8 89
746 #define CLK_PHYCLK_MIPIDPHY1_RXCLKESC0 90
747 #define CLK_SCLK_RGB_TV_VCLK_TO_DSIM1 91
748 #define CLK_SCLK_RGB_TV_VCLK_TO_MIC1 92
749 #define CLK_SCLK_DSIM1 93
750 #define CLK_SCLK_DECON_TV_VCLK 94
751 #define CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8 95
752 #define CLK_PHYCLK_MIPIDPHY0_RXCLKESC0 96
753 #define CLK_PHYCLK_HDMIPHY_TMDS_CLKO 97
754 #define CLK_PHYCLK_HDMI_PIXEL 98
755 #define CLK_SCLK_RGB_VCLK_TO_SMIES 99
756 #define CLK_SCLK_FREQ_DET_DISP_PLL 100
757 #define CLK_SCLK_RGB_VCLK_TO_DSIM0 101
758 #define CLK_SCLK_RGB_VCLK_TO_MIC0 102
759 #define CLK_SCLK_DSD 103
760 #define CLK_SCLK_HDMI_SPDIF 104
761 #define CLK_SCLK_DSIM0 105
762 #define CLK_SCLK_DECON_TV_ECLK 106
763 #define CLK_SCLK_DECON_VCLK 107
764 #define CLK_SCLK_DECON_ECLK 108
765 #define CLK_SCLK_RGB_VCLK 109
766 #define CLK_SCLK_RGB_TV_VCLK 110
768 #define DISP_NR_CLK 111
771 #define CLK_MOUT_AUD_PLL_USER 1
772 #define CLK_MOUT_SCLK_AUD_PCM 2
773 #define CLK_MOUT_SCLK_AUD_I2S 3
775 #define CLK_DIV_ATCLK_AUD 4
776 #define CLK_DIV_PCLK_DBG_AUD 5
777 #define CLK_DIV_ACLK_AUD 6
778 #define CLK_DIV_AUD_CA5 7
779 #define CLK_DIV_SCLK_AUD_SLIMBUS 8
780 #define CLK_DIV_SCLK_AUD_UART 9
781 #define CLK_DIV_SCLK_AUD_PCM 10
782 #define CLK_DIV_SCLK_AUD_I2S 11
784 #define CLK_ACLK_INTR_CTRL 12
785 #define CLK_ACLK_AXIDS2_LPASSP 13
786 #define CLK_ACLK_AXIDS1_LPASSP 14
787 #define CLK_ACLK_AXI2APB1_LPASSP 15
788 #define CLK_ACLK_AXI2APH_LPASSP 16
789 #define CLK_ACLK_SMMU_LPASSX 17
790 #define CLK_ACLK_AXIDS0_LPASSP 18
791 #define CLK_ACLK_AXI2APB0_LPASSP 19
792 #define CLK_ACLK_XIU_LPASSX 20
793 #define CLK_ACLK_AUDNP_133 21
794 #define CLK_ACLK_AUDND_133 22
795 #define CLK_ACLK_SRAMC 23
796 #define CLK_ACLK_DMAC 24
797 #define CLK_PCLK_WDT1 25
798 #define CLK_PCLK_WDT0 26
799 #define CLK_PCLK_SFR1 27
800 #define CLK_PCLK_SMMU_LPASSX 28
801 #define CLK_PCLK_GPIO_AUD 29
802 #define CLK_PCLK_PMU_AUD 30
803 #define CLK_PCLK_SYSREG_AUD 31
804 #define CLK_PCLK_AUD_SLIMBUS 32
805 #define CLK_PCLK_AUD_UART 33
806 #define CLK_PCLK_AUD_PCM 34
807 #define CLK_PCLK_AUD_I2S 35
808 #define CLK_PCLK_TIMER 36
809 #define CLK_PCLK_SFR0_CTRL 37
810 #define CLK_ATCLK_AUD 38
811 #define CLK_PCLK_DBG_AUD 39
812 #define CLK_SCLK_AUD_CA5 40
813 #define CLK_SCLK_JTAG_TCK 41
814 #define CLK_SCLK_SLIMBUS_CLKIN 42
815 #define CLK_SCLK_AUD_SLIMBUS 43
816 #define CLK_SCLK_AUD_UART 44
817 #define CLK_SCLK_AUD_PCM 45
818 #define CLK_SCLK_I2S_BCLK 46
819 #define CLK_SCLK_AUD_I2S 47
821 #define AUD_NR_CLK 48
824 #define CLK_DIV_PCLK_BUS_133 1
826 #define CLK_ACLK_AHB2APB_BUSP 2
827 #define CLK_ACLK_BUSNP_133 3
828 #define CLK_ACLK_BUSND_400 4
829 #define CLK_PCLK_BUSSRVND_133 5
830 #define CLK_PCLK_PMU_BUS 6
831 #define CLK_PCLK_SYSREG_BUS 7
833 #define CLK_MOUT_ACLK_BUS2_400_USER 8 /* Only CMU_BUS2 */
834 #define CLK_ACLK_BUS2BEND_400 9 /* Only CMU_BUS2 */
835 #define CLK_ACLK_BUS2RTND_400 10 /* Only CMU_BUS2 */
837 #define BUSx_NR_CLK 11
840 #define CLK_FOUT_G3D_PLL 1
842 #define CLK_MOUT_ACLK_G3D_400 2
843 #define CLK_MOUT_G3D_PLL 3
845 #define CLK_DIV_SCLK_HPM_G3D 4
846 #define CLK_DIV_PCLK_G3D 5
847 #define CLK_DIV_ACLK_G3D 6
848 #define CLK_ACLK_BTS_G3D1 7
849 #define CLK_ACLK_BTS_G3D0 8
850 #define CLK_ACLK_ASYNCAPBS_G3D 9
851 #define CLK_ACLK_ASYNCAPBM_G3D 10
852 #define CLK_ACLK_AHB2APB_G3DP 11
853 #define CLK_ACLK_G3DNP_150 12
854 #define CLK_ACLK_G3DND_600 13
855 #define CLK_ACLK_G3D 14
856 #define CLK_PCLK_BTS_G3D1 15
857 #define CLK_PCLK_BTS_G3D0 16
858 #define CLK_PCLK_PMU_G3D 17
859 #define CLK_PCLK_SYSREG_G3D 18
860 #define CLK_SCLK_HPM_G3D 19
862 #define G3D_NR_CLK 20
865 #define CLK_MOUT_ACLK_GSCL_111_USER 1
866 #define CLK_MOUT_ACLK_GSCL_333_USER 2
868 #define CLK_ACLK_BTS_GSCL2 3
869 #define CLK_ACLK_BTS_GSCL1 4
870 #define CLK_ACLK_BTS_GSCL0 5
871 #define CLK_ACLK_AHB2APB_GSCLP 6
872 #define CLK_ACLK_XIU_GSCLX 7
873 #define CLK_ACLK_GSCLNP_111 8
874 #define CLK_ACLK_GSCLRTND_333 9
875 #define CLK_ACLK_GSCLBEND_333 10
876 #define CLK_ACLK_GSD 11
877 #define CLK_ACLK_GSCL2 12
878 #define CLK_ACLK_GSCL1 13
879 #define CLK_ACLK_GSCL0 14
880 #define CLK_ACLK_SMMU_GSCL0 15
881 #define CLK_ACLK_SMMU_GSCL1 16
882 #define CLK_ACLK_SMMU_GSCL2 17
883 #define CLK_PCLK_BTS_GSCL2 18
884 #define CLK_PCLK_BTS_GSCL1 19
885 #define CLK_PCLK_BTS_GSCL0 20
886 #define CLK_PCLK_PMU_GSCL 21
887 #define CLK_PCLK_SYSREG_GSCL 22
888 #define CLK_PCLK_GSCL2 23
889 #define CLK_PCLK_GSCL1 24
890 #define CLK_PCLK_GSCL0 25
891 #define CLK_PCLK_SMMU_GSCL0 26
892 #define CLK_PCLK_SMMU_GSCL1 27
893 #define CLK_PCLK_SMMU_GSCL2 28
895 #define GSCL_NR_CLK 29
898 #define CLK_FOUT_APOLLO_PLL 1
900 #define CLK_MOUT_APOLLO_PLL 2
901 #define CLK_MOUT_BUS_PLL_APOLLO_USER 3
902 #define CLK_MOUT_APOLLO 4
904 #define CLK_DIV_CNTCLK_APOLLO 5
905 #define CLK_DIV_PCLK_DBG_APOLLO 6
906 #define CLK_DIV_ATCLK_APOLLO 7
907 #define CLK_DIV_PCLK_APOLLO 8
908 #define CLK_DIV_ACLK_APOLLO 9
909 #define CLK_DIV_APOLLO2 10
910 #define CLK_DIV_APOLLO1 11
911 #define CLK_DIV_SCLK_HPM_APOLLO 12
912 #define CLK_DIV_APOLLO_PLL 13
914 #define CLK_ACLK_ATBDS_APOLLO_3 14
915 #define CLK_ACLK_ATBDS_APOLLO_2 15
916 #define CLK_ACLK_ATBDS_APOLLO_1 16
917 #define CLK_ACLK_ATBDS_APOLLO_0 17
918 #define CLK_ACLK_ASATBSLV_APOLLO_3_CSSYS 18
919 #define CLK_ACLK_ASATBSLV_APOLLO_2_CSSYS 19
920 #define CLK_ACLK_ASATBSLV_APOLLO_1_CSSYS 20
921 #define CLK_ACLK_ASATBSLV_APOLLO_0_CSSYS 21
922 #define CLK_ACLK_ASYNCACES_APOLLO_CCI 22
923 #define CLK_ACLK_AHB2APB_APOLLOP 23
924 #define CLK_ACLK_APOLLONP_200 24
925 #define CLK_PCLK_ASAPBMST_CSSYS_APOLLO 25
926 #define CLK_PCLK_PMU_APOLLO 26
927 #define CLK_PCLK_SYSREG_APOLLO 27
928 #define CLK_CNTCLK_APOLLO 28
929 #define CLK_SCLK_HPM_APOLLO 29
930 #define CLK_SCLK_APOLLO 30
932 #define APOLLO_NR_CLK 31
935 #define CLK_FOUT_ATLAS_PLL 1
937 #define CLK_MOUT_ATLAS_PLL 2
938 #define CLK_MOUT_BUS_PLL_ATLAS_USER 3
939 #define CLK_MOUT_ATLAS 4
941 #define CLK_DIV_CNTCLK_ATLAS 5
942 #define CLK_DIV_PCLK_DBG_ATLAS 6
943 #define CLK_DIV_ATCLK_ATLASO 7
944 #define CLK_DIV_PCLK_ATLAS 8
945 #define CLK_DIV_ACLK_ATLAS 9
946 #define CLK_DIV_ATLAS2 10
947 #define CLK_DIV_ATLAS1 11
948 #define CLK_DIV_SCLK_HPM_ATLAS 12
949 #define CLK_DIV_ATLAS_PLL 13
951 #define CLK_ACLK_ATB_AUD_CSSYS 14
952 #define CLK_ACLK_ATB_APOLLO3_CSSYS 15
953 #define CLK_ACLK_ATB_APOLLO2_CSSYS 16
954 #define CLK_ACLK_ATB_APOLLO1_CSSYS 17
955 #define CLK_ACLK_ATB_APOLLO0_CSSYS 18
956 #define CLK_ACLK_ASYNCAHBS_CSSYS_SSS 19
957 #define CLK_ACLK_ASYNCAXIS_CSSYS_CCIX 20
958 #define CLK_ACLK_ASYNCACES_ATLAS_CCI 21
959 #define CLK_ACLK_AHB2APB_ATLASP 22
960 #define CLK_ACLK_ATLASNP_200 23
961 #define CLK_PCLK_ASYNCAPB_AUD_CSSYS 24
962 #define CLK_PCLK_ASYNCAPB_ISP_CSSYS 25
963 #define CLK_PCLK_ASYNCAPB_APOLLO_CSSYS 26
964 #define CLK_PCLK_PMU_ATLAS 27
965 #define CLK_PCLK_SYSREG_ATLAS 28
966 #define CLK_PCLK_SECJTAG 29
967 #define CLK_CNTCLK_ATLAS 30
968 #define CLK_SCLK_FREQ_DET_ATLAS_PLL 31
969 #define CLK_SCLK_HPM_ATLAS 32
970 #define CLK_TRACECLK 33
971 #define CLK_CTMCLK 34
972 #define CLK_HCLK_CSSYS 35
973 #define CLK_PCLK_DBG_CSSYS 36
974 #define CLK_PCLK_DBG 37
976 #define CLK_SCLK_ATLAS 39
978 #define ATLAS_NR_CLK 40
981 #define CLK_MOUT_SCLK_JPEG_USER 1
982 #define CLK_MOUT_ACLK_MSCL_400_USER 2
983 #define CLK_MOUT_SCLK_JPEG 3
985 #define CLK_DIV_PCLK_MSCL 4
987 #define CLK_ACLK_BTS_JPEG 5
988 #define CLK_ACLK_BTS_M2MSCALER1 6
989 #define CLK_ACLK_BTS_M2MSCALER0 7
990 #define CLK_ACLK_AHB2APB_MSCL0P 8
991 #define CLK_ACLK_XIU_MSCLX 9
992 #define CLK_ACLK_MSCLNP_100 10
993 #define CLK_ACLK_MSCLND_400 11
994 #define CLK_ACLK_JPEG 12
995 #define CLK_ACLK_M2MSCALER1 13
996 #define CLK_ACLK_M2MSCALER0 14
997 #define CLK_ACLK_SMMU_M2MSCALER0 15
998 #define CLK_ACLK_SMMU_M2MSCALER1 16
999 #define CLK_ACLK_SMMU_JPEG 17
1000 #define CLK_PCLK_BTS_JPEG 18
1001 #define CLK_PCLK_BTS_M2MSCALER1 19
1002 #define CLK_PCLK_BTS_M2MSCALER0 20
1003 #define CLK_PCLK_PMU_MSCL 21
1004 #define CLK_PCLK_SYSREG_MSCL 22
1005 #define CLK_PCLK_JPEG 23
1006 #define CLK_PCLK_M2MSCALER1 24
1007 #define CLK_PCLK_M2MSCALER0 25
1008 #define CLK_PCLK_SMMU_M2MSCALER0 26
1009 #define CLK_PCLK_SMMU_M2MSCALER1 27
1010 #define CLK_PCLK_SMMU_JPEG 28
1011 #define CLK_SCLK_JPEG 29
1013 #define MSCL_NR_CLK 30
1016 #define CLK_MOUT_ACLK_MFC_400_USER 1
1018 #define CLK_DIV_PCLK_MFC 2
1020 #define CLK_ACLK_BTS_MFC_1 3
1021 #define CLK_ACLK_BTS_MFC_0 4
1022 #define CLK_ACLK_AHB2APB_MFCP 5
1023 #define CLK_ACLK_XIU_MFCX 6
1024 #define CLK_ACLK_MFCNP_100 7
1025 #define CLK_ACLK_MFCND_400 8
1026 #define CLK_ACLK_MFC 9
1027 #define CLK_ACLK_SMMU_MFC_1 10
1028 #define CLK_ACLK_SMMU_MFC_0 11
1029 #define CLK_PCLK_BTS_MFC_1 12
1030 #define CLK_PCLK_BTS_MFC_0 13
1031 #define CLK_PCLK_PMU_MFC 14
1032 #define CLK_PCLK_SYSREG_MFC 15
1033 #define CLK_PCLK_MFC 16
1034 #define CLK_PCLK_SMMU_MFC_1 17
1035 #define CLK_PCLK_SMMU_MFC_0 18
1037 #define MFC_NR_CLK 19
1040 #define CLK_MOUT_ACLK_HEVC_400_USER 1
1042 #define CLK_DIV_PCLK_HEVC 2
1044 #define CLK_ACLK_BTS_HEVC_1 3
1045 #define CLK_ACLK_BTS_HEVC_0 4
1046 #define CLK_ACLK_AHB2APB_HEVCP 5
1047 #define CLK_ACLK_XIU_HEVCX 6
1048 #define CLK_ACLK_HEVCNP_100 7
1049 #define CLK_ACLK_HEVCND_400 8
1050 #define CLK_ACLK_HEVC 9
1051 #define CLK_ACLK_SMMU_HEVC_1 10
1052 #define CLK_ACLK_SMMU_HEVC_0 11
1053 #define CLK_PCLK_BTS_HEVC_1 12
1054 #define CLK_PCLK_BTS_HEVC_0 13
1055 #define CLK_PCLK_PMU_HEVC 14
1056 #define CLK_PCLK_SYSREG_HEVC 15
1057 #define CLK_PCLK_HEVC 16
1058 #define CLK_PCLK_SMMU_HEVC_1 17
1059 #define CLK_PCLK_SMMU_HEVC_0 18
1061 #define HEVC_NR_CLK 19
1064 #define CLK_MOUT_ACLK_ISP_DIS_400_USER 1
1065 #define CLK_MOUT_ACLK_ISP_400_USER 2
1067 #define CLK_DIV_PCLK_ISP_DIS 3
1068 #define CLK_DIV_PCLK_ISP 4
1069 #define CLK_DIV_ACLK_ISP_D_200 5
1070 #define CLK_DIV_ACLK_ISP_C_200 6
1072 #define CLK_ACLK_ISP_D_GLUE 7
1073 #define CLK_ACLK_SCALERP 8
1074 #define CLK_ACLK_3DNR 9
1075 #define CLK_ACLK_DIS 10
1076 #define CLK_ACLK_SCALERC 11
1077 #define CLK_ACLK_DRC 12
1078 #define CLK_ACLK_ISP 13
1079 #define CLK_ACLK_AXIUS_SCALERP 14
1080 #define CLK_ACLK_AXIUS_SCALERC 15
1081 #define CLK_ACLK_AXIUS_DRC 16
1082 #define CLK_ACLK_ASYNCAHBM_ISP2P 17
1083 #define CLK_ACLK_ASYNCAHBM_ISP1P 18
1084 #define CLK_ACLK_ASYNCAXIS_DIS1 19
1085 #define CLK_ACLK_ASYNCAXIS_DIS0 20
1086 #define CLK_ACLK_ASYNCAXIM_DIS1 21
1087 #define CLK_ACLK_ASYNCAXIM_DIS0 22
1088 #define CLK_ACLK_ASYNCAXIM_ISP2P 23
1089 #define CLK_ACLK_ASYNCAXIM_ISP1P 24
1090 #define CLK_ACLK_AHB2APB_ISP2P 25
1091 #define CLK_ACLK_AHB2APB_ISP1P 26
1092 #define CLK_ACLK_AXI2APB_ISP2P 27
1093 #define CLK_ACLK_AXI2APB_ISP1P 28
1094 #define CLK_ACLK_XIU_ISPEX1 29
1095 #define CLK_ACLK_XIU_ISPEX0 30
1096 #define CLK_ACLK_ISPND_400 31
1097 #define CLK_ACLK_SMMU_SCALERP 32
1098 #define CLK_ACLK_SMMU_3DNR 33
1099 #define CLK_ACLK_SMMU_DIS1 34
1100 #define CLK_ACLK_SMMU_DIS0 35
1101 #define CLK_ACLK_SMMU_SCALERC 36
1102 #define CLK_ACLK_SMMU_DRC 37
1103 #define CLK_ACLK_SMMU_ISP 38
1104 #define CLK_ACLK_BTS_SCALERP 39
1105 #define CLK_ACLK_BTS_3DR 40
1106 #define CLK_ACLK_BTS_DIS1 41
1107 #define CLK_ACLK_BTS_DIS0 42
1108 #define CLK_ACLK_BTS_SCALERC 43
1109 #define CLK_ACLK_BTS_DRC 44
1110 #define CLK_ACLK_BTS_ISP 45
1111 #define CLK_PCLK_SMMU_SCALERP 46
1112 #define CLK_PCLK_SMMU_3DNR 47
1113 #define CLK_PCLK_SMMU_DIS1 48
1114 #define CLK_PCLK_SMMU_DIS0 49
1115 #define CLK_PCLK_SMMU_SCALERC 50
1116 #define CLK_PCLK_SMMU_DRC 51
1117 #define CLK_PCLK_SMMU_ISP 52
1118 #define CLK_PCLK_BTS_SCALERP 53
1119 #define CLK_PCLK_BTS_3DNR 54
1120 #define CLK_PCLK_BTS_DIS1 55
1121 #define CLK_PCLK_BTS_DIS0 56
1122 #define CLK_PCLK_BTS_SCALERC 57
1123 #define CLK_PCLK_BTS_DRC 58
1124 #define CLK_PCLK_BTS_ISP 59
1125 #define CLK_PCLK_ASYNCAXI_DIS1 60
1126 #define CLK_PCLK_ASYNCAXI_DIS0 61
1127 #define CLK_PCLK_PMU_ISP 62
1128 #define CLK_PCLK_SYSREG_ISP 63
1129 #define CLK_PCLK_CMU_ISP_LOCAL 64
1130 #define CLK_PCLK_SCALERP 65
1131 #define CLK_PCLK_3DNR 66
1132 #define CLK_PCLK_DIS_CORE 67
1133 #define CLK_PCLK_DIS 68
1134 #define CLK_PCLK_SCALERC 69
1135 #define CLK_PCLK_DRC 70
1136 #define CLK_PCLK_ISP 71
1137 #define CLK_SCLK_PIXELASYNCS_DIS 72
1138 #define CLK_SCLK_PIXELASYNCM_DIS 73
1139 #define CLK_SCLK_PIXELASYNCS_SCALERP 74
1140 #define CLK_SCLK_PIXELASYNCM_ISPD 75
1141 #define CLK_SCLK_PIXELASYNCS_ISPC 76
1142 #define CLK_SCLK_PIXELASYNCM_ISPC 77
1144 #define ISP_NR_CLK 78
1147 #define CLK_PHYCLK_RXBYTEECLKHS0_S4_PHY 1
1148 #define CLK_PHYCLK_RXBYTEECLKHS0_S2A_PHY 2
1150 #define CLK_MOUT_ACLK_CAM0_333_USER 3
1151 #define CLK_MOUT_ACLK_CAM0_400_USER 4
1152 #define CLK_MOUT_ACLK_CAM0_552_USER 5
1153 #define CLK_MOUT_PHYCLK_RXBYTECLKHS0_S4_USER 6
1154 #define CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2A_USER 7
1155 #define CLK_MOUT_ACLK_LITE_D_B 8
1156 #define CLK_MOUT_ACLK_LITE_D_A 9
1157 #define CLK_MOUT_ACLK_LITE_B_B 10
1158 #define CLK_MOUT_ACLK_LITE_B_A 11
1159 #define CLK_MOUT_ACLK_LITE_A_B 12
1160 #define CLK_MOUT_ACLK_LITE_A_A 13
1161 #define CLK_MOUT_ACLK_CAM0_400 14
1162 #define CLK_MOUT_ACLK_CSIS1_B 15
1163 #define CLK_MOUT_ACLK_CSIS1_A 16
1164 #define CLK_MOUT_ACLK_CSIS0_B 17
1165 #define CLK_MOUT_ACLK_CSIS0_A 18
1166 #define CLK_MOUT_ACLK_3AA1_B 19
1167 #define CLK_MOUT_ACLK_3AA1_A 20
1168 #define CLK_MOUT_ACLK_3AA0_B 21
1169 #define CLK_MOUT_ACLK_3AA0_A 22
1170 #define CLK_MOUT_SCLK_LITE_FREECNT_C 23
1171 #define CLK_MOUT_SCLK_LITE_FREECNT_B 24
1172 #define CLK_MOUT_SCLK_LITE_FREECNT_A 25
1173 #define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_B 26
1174 #define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_A 27
1175 #define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_B 28
1176 #define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_A 29
1178 #define CLK_DIV_PCLK_CAM0_50 30
1179 #define CLK_DIV_ACLK_CAM0_200 31
1180 #define CLK_DIV_ACLK_CAM0_BUS_400 32
1181 #define CLK_DIV_PCLK_LITE_D 33
1182 #define CLK_DIV_ACLK_LITE_D 34
1183 #define CLK_DIV_PCLK_LITE_B 35
1184 #define CLK_DIV_ACLK_LITE_B 36
1185 #define CLK_DIV_PCLK_LITE_A 37
1186 #define CLK_DIV_ACLK_LITE_A 38
1187 #define CLK_DIV_ACLK_CSIS1 39
1188 #define CLK_DIV_ACLK_CSIS0 40
1189 #define CLK_DIV_PCLK_3AA1 41
1190 #define CLK_DIV_ACLK_3AA1 42
1191 #define CLK_DIV_PCLK_3AA0 43
1192 #define CLK_DIV_ACLK_3AA0 44
1193 #define CLK_DIV_SCLK_PIXELASYNC_LITE_C 45
1194 #define CLK_DIV_PCLK_PIXELASYNC_LITE_C 46
1195 #define CLK_DIV_SCLK_PIXELASYNC_LITE_C_INIT 47
1197 #define CLK_ACLK_CSIS1 50
1198 #define CLK_ACLK_CSIS0 51
1199 #define CLK_ACLK_3AA1 52
1200 #define CLK_ACLK_3AA0 53
1201 #define CLK_ACLK_LITE_D 54
1202 #define CLK_ACLK_LITE_B 55
1203 #define CLK_ACLK_LITE_A 56
1204 #define CLK_ACLK_AHBSYNCDN 57
1205 #define CLK_ACLK_AXIUS_LITE_D 58
1206 #define CLK_ACLK_AXIUS_LITE_B 59
1207 #define CLK_ACLK_AXIUS_LITE_A 60
1208 #define CLK_ACLK_ASYNCAPBM_3AA1 61
1209 #define CLK_ACLK_ASYNCAPBS_3AA1 62
1210 #define CLK_ACLK_ASYNCAPBM_3AA0 63
1211 #define CLK_ACLK_ASYNCAPBS_3AA0 64
1212 #define CLK_ACLK_ASYNCAPBM_LITE_D 65
1213 #define CLK_ACLK_ASYNCAPBS_LITE_D 66
1214 #define CLK_ACLK_ASYNCAPBM_LITE_B 67
1215 #define CLK_ACLK_ASYNCAPBS_LITE_B 68
1216 #define CLK_ACLK_ASYNCAPBM_LITE_A 69
1217 #define CLK_ACLK_ASYNCAPBS_LITE_A 70
1218 #define CLK_ACLK_ASYNCAXIM_ISP0P 71
1219 #define CLK_ACLK_ASYNCAXIM_3AA1 72
1220 #define CLK_ACLK_ASYNCAXIS_3AA1 73
1221 #define CLK_ACLK_ASYNCAXIM_3AA0 74
1222 #define CLK_ACLK_ASYNCAXIS_3AA0 75
1223 #define CLK_ACLK_ASYNCAXIM_LITE_D 76
1224 #define CLK_ACLK_ASYNCAXIS_LITE_D 77
1225 #define CLK_ACLK_ASYNCAXIM_LITE_B 78
1226 #define CLK_ACLK_ASYNCAXIS_LITE_B 79
1227 #define CLK_ACLK_ASYNCAXIM_LITE_A 80
1228 #define CLK_ACLK_ASYNCAXIS_LITE_A 81
1229 #define CLK_ACLK_AHB2APB_ISPSFRP 82
1230 #define CLK_ACLK_AXI2APB_ISP0P 83
1231 #define CLK_ACLK_AXI2AHB_ISP0P 84
1232 #define CLK_ACLK_XIU_IS0X 85
1233 #define CLK_ACLK_XIU_ISP0EX 86
1234 #define CLK_ACLK_CAM0NP_276 87
1235 #define CLK_ACLK_CAM0ND_400 88
1236 #define CLK_ACLK_SMMU_3AA1 89
1237 #define CLK_ACLK_SMMU_3AA0 90
1238 #define CLK_ACLK_SMMU_LITE_D 91
1239 #define CLK_ACLK_SMMU_LITE_B 92
1240 #define CLK_ACLK_SMMU_LITE_A 93
1241 #define CLK_ACLK_BTS_3AA1 94
1242 #define CLK_ACLK_BTS_3AA0 95
1243 #define CLK_ACLK_BTS_LITE_D 96
1244 #define CLK_ACLK_BTS_LITE_B 97
1245 #define CLK_ACLK_BTS_LITE_A 98
1246 #define CLK_PCLK_SMMU_3AA1 99
1247 #define CLK_PCLK_SMMU_3AA0 100
1248 #define CLK_PCLK_SMMU_LITE_D 101
1249 #define CLK_PCLK_SMMU_LITE_B 102
1250 #define CLK_PCLK_SMMU_LITE_A 103
1251 #define CLK_PCLK_BTS_3AA1 104
1252 #define CLK_PCLK_BTS_3AA0 105
1253 #define CLK_PCLK_BTS_LITE_D 106
1254 #define CLK_PCLK_BTS_LITE_B 107
1255 #define CLK_PCLK_BTS_LITE_A 108
1256 #define CLK_PCLK_ASYNCAXI_CAM1 109
1257 #define CLK_PCLK_ASYNCAXI_3AA1 110
1258 #define CLK_PCLK_ASYNCAXI_3AA0 111
1259 #define CLK_PCLK_ASYNCAXI_LITE_D 112
1260 #define CLK_PCLK_ASYNCAXI_LITE_B 113
1261 #define CLK_PCLK_ASYNCAXI_LITE_A 114
1262 #define CLK_PCLK_PMU_CAM0 115
1263 #define CLK_PCLK_SYSREG_CAM0 116
1264 #define CLK_PCLK_CMU_CAM0_LOCAL 117
1265 #define CLK_PCLK_CSIS1 118
1266 #define CLK_PCLK_CSIS0 119
1267 #define CLK_PCLK_3AA1 120
1268 #define CLK_PCLK_3AA0 121
1269 #define CLK_PCLK_LITE_D 122
1270 #define CLK_PCLK_LITE_B 123
1271 #define CLK_PCLK_LITE_A 124
1272 #define CLK_PHYCLK_RXBYTECLKHS0_S4 125
1273 #define CLK_PHYCLK_RXBYTECLKHS0_S2A 126
1274 #define CLK_SCLK_LITE_FREECNT 127
1275 #define CLK_SCLK_PIXELASYNCM_3AA1 128
1276 #define CLK_SCLK_PIXELASYNCM_3AA0 129
1277 #define CLK_SCLK_PIXELASYNCS_3AA0 130
1278 #define CLK_SCLK_PIXELASYNCM_LITE_C 131
1279 #define CLK_SCLK_PIXELASYNCM_LITE_C_INIT 132
1280 #define CLK_SCLK_PIXELASYNCS_LITE_C_INIT 133
1282 #define CAM0_NR_CLK 134
1285 #define CLK_PHYCLK_RXBYTEECLKHS0_S2B 1
1287 #define CLK_MOUT_SCLK_ISP_UART_USER 2
1288 #define CLK_MOUT_SCLK_ISP_SPI1_USER 3
1289 #define CLK_MOUT_SCLK_ISP_SPI0_USER 4
1290 #define CLK_MOUT_ACLK_CAM1_333_USER 5
1291 #define CLK_MOUT_ACLK_CAM1_400_USER 6
1292 #define CLK_MOUT_ACLK_CAM1_552_USER 7
1293 #define CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2B_USER 8
1294 #define CLK_MOUT_ACLK_CSIS2_B 9
1295 #define CLK_MOUT_ACLK_CSIS2_A 10
1296 #define CLK_MOUT_ACLK_FD_B 11
1297 #define CLK_MOUT_ACLK_FD_A 12
1298 #define CLK_MOUT_ACLK_LITE_C_B 13
1299 #define CLK_MOUT_ACLK_LITE_C_A 14
1301 #define CLK_DIV_SCLK_ISP_WPWM 15
1302 #define CLK_DIV_PCLK_CAM1_83 16
1303 #define CLK_DIV_PCLK_CAM1_166 17
1304 #define CLK_DIV_PCLK_DBG_CAM1 18
1305 #define CLK_DIV_ATCLK_CAM1 19
1306 #define CLK_DIV_ACLK_CSIS2 20
1307 #define CLK_DIV_PCLK_FD 21
1308 #define CLK_DIV_ACLK_FD 22
1309 #define CLK_DIV_PCLK_LITE_C 23
1310 #define CLK_DIV_ACLK_LITE_C 24
1312 #define CLK_ACLK_ISP_GIC 25
1313 #define CLK_ACLK_FD 26
1314 #define CLK_ACLK_LITE_C 27
1315 #define CLK_ACLK_CSIS2 28
1316 #define CLK_ACLK_ASYNCAPBM_FD 29
1317 #define CLK_ACLK_ASYNCAPBS_FD 30
1318 #define CLK_ACLK_ASYNCAPBM_LITE_C 31
1319 #define CLK_ACLK_ASYNCAPBS_LITE_C 32
1320 #define CLK_ACLK_ASYNCAHBS_SFRISP2H2 33
1321 #define CLK_ACLK_ASYNCAHBS_SFRISP2H1 34
1322 #define CLK_ACLK_ASYNCAXIM_CA5 35
1323 #define CLK_ACLK_ASYNCAXIS_CA5 36
1324 #define CLK_ACLK_ASYNCAXIS_ISPX2 37
1325 #define CLK_ACLK_ASYNCAXIS_ISPX1 38
1326 #define CLK_ACLK_ASYNCAXIS_ISPX0 39
1327 #define CLK_ACLK_ASYNCAXIM_ISPEX 40
1328 #define CLK_ACLK_ASYNCAXIM_ISP3P 41
1329 #define CLK_ACLK_ASYNCAXIS_ISP3P 42
1330 #define CLK_ACLK_ASYNCAXIM_FD 43
1331 #define CLK_ACLK_ASYNCAXIS_FD 44
1332 #define CLK_ACLK_ASYNCAXIM_LITE_C 45
1333 #define CLK_ACLK_ASYNCAXIS_LITE_C 46
1334 #define CLK_ACLK_AHB2APB_ISP5P 47
1335 #define CLK_ACLK_AHB2APB_ISP3P 48
1336 #define CLK_ACLK_AXI2APB_ISP3P 49
1337 #define CLK_ACLK_AHB_SFRISP2H 50
1338 #define CLK_ACLK_AXI_ISP_HX_R 51
1339 #define CLK_ACLK_AXI_ISP_CX_R 52
1340 #define CLK_ACLK_AXI_ISP_HX 53
1341 #define CLK_ACLK_AXI_ISP_CX 54
1342 #define CLK_ACLK_XIU_ISPX 55
1343 #define CLK_ACLK_XIU_ISPEX 56
1344 #define CLK_ACLK_CAM1NP_333 57
1345 #define CLK_ACLK_CAM1ND_400 58
1346 #define CLK_ACLK_SMMU_ISPCPU 59
1347 #define CLK_ACLK_SMMU_FD 60
1348 #define CLK_ACLK_SMMU_LITE_C 61
1349 #define CLK_ACLK_BTS_ISP3P 62
1350 #define CLK_ACLK_BTS_FD 63
1351 #define CLK_ACLK_BTS_LITE_C 64
1352 #define CLK_ACLK_AHBDN_SFRISP2H 65
1353 #define CLK_ACLK_AHBDN_ISP5P 66
1354 #define CLK_ACLK_AXIUS_ISP3P 67
1355 #define CLK_ACLK_AXIUS_FD 68
1356 #define CLK_ACLK_AXIUS_LITE_C 69
1357 #define CLK_PCLK_SMMU_ISPCPU 70
1358 #define CLK_PCLK_SMMU_FD 71
1359 #define CLK_PCLK_SMMU_LITE_C 72
1360 #define CLK_PCLK_BTS_ISP3P 73
1361 #define CLK_PCLK_BTS_FD 74
1362 #define CLK_PCLK_BTS_LITE_C 75
1363 #define CLK_PCLK_ASYNCAXIM_CA5 76
1364 #define CLK_PCLK_ASYNCAXIM_ISPEX 77
1365 #define CLK_PCLK_ASYNCAXIM_ISP3P 78
1366 #define CLK_PCLK_ASYNCAXIM_FD 79
1367 #define CLK_PCLK_ASYNCAXIM_LITE_C 80
1368 #define CLK_PCLK_PMU_CAM1 81
1369 #define CLK_PCLK_SYSREG_CAM1 82
1370 #define CLK_PCLK_CMU_CAM1_LOCAL 83
1371 #define CLK_PCLK_ISP_MCTADC 84
1372 #define CLK_PCLK_ISP_WDT 85
1373 #define CLK_PCLK_ISP_PWM 86
1374 #define CLK_PCLK_ISP_UART 87
1375 #define CLK_PCLK_ISP_MCUCTL 88
1376 #define CLK_PCLK_ISP_SPI1 89
1377 #define CLK_PCLK_ISP_SPI0 90
1378 #define CLK_PCLK_ISP_I2C2 91
1379 #define CLK_PCLK_ISP_I2C1 92
1380 #define CLK_PCLK_ISP_I2C0 93
1381 #define CLK_PCLK_ISP_MPWM 94
1382 #define CLK_PCLK_FD 95
1383 #define CLK_PCLK_LITE_C 96
1384 #define CLK_PCLK_CSIS2 97
1385 #define CLK_SCLK_ISP_I2C2 98
1386 #define CLK_SCLK_ISP_I2C1 99
1387 #define CLK_SCLK_ISP_I2C0 100
1388 #define CLK_SCLK_ISP_PWM 101
1389 #define CLK_PHYCLK_RXBYTECLKHS0_S2B 102
1390 #define CLK_SCLK_LITE_C_FREECNT 103
1391 #define CLK_SCLK_PIXELASYNCM_FD 104
1392 #define CLK_SCLK_ISP_MCTADC 105
1393 #define CLK_SCLK_ISP_UART 106
1394 #define CLK_SCLK_ISP_SPI1 107
1395 #define CLK_SCLK_ISP_SPI0 108
1396 #define CLK_SCLK_ISP_MPWM 109
1397 #define CLK_PCLK_DBG_ISP 110
1398 #define CLK_ATCLK_ISP 111
1399 #define CLK_SCLK_ISP_CA5 112
1401 #define CAM1_NR_CLK 113
1403 #endif /* _DT_BINDINGS_CLOCK_EXYNOS5433_H */
Code Review / kvmfornfv.git / blob