/*
 * (C) Copyright 2004
 * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
 *
 * Eric Schumann, Phytec Messtechnik
 * adapted for mt46v32m16-75 DDR-RAM
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#define SDRAM_DDR	1		/* is DDR */

/* Settings for XLB = 132 MHz */

#define SDRAM_MODE	0x018D0000
#define SDRAM_EMODE	0x40090000
#define SDRAM_CONTROL	0x71500F00
#define SDRAM_CONFIG1	0x73711930
#define SDRAM_CONFIG2	0x47770000

#define SDRAM_TAPDELAY	0x10000000 /* reserved Bit in MPC5200 B3-Step */