Add the rt linux 4.1.3-rt3 as base

[kvmfornfv.git] / kernel / arch / nios2 / boot / compressed / console.c

diff --git a/kernel/arch/nios2/boot/compressed/console.c b/kernel/arch/nios2/boot/compressed/console.c
new file mode 100644 (file)
index 0000000..2675e87
--- /dev/null
+++ b/kernel/arch/nios2/boot/compressed/console.c
@@ -0,0 +1,125 @@
+/*
+ *  Copyright (C) 2008-2010 Thomas Chou <thomas@wytron.com.tw>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ *
+ */
+
+#include <linux/io.h>
+
+#if (defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE) && defined(JTAG_UART_BASE))\
+       || (defined(CONFIG_SERIAL_ALTERA_UART_CONSOLE) && defined(UART0_BASE))
+static void *my_ioremap(unsigned long physaddr)
+{
+       return (void *)(physaddr | CONFIG_NIOS2_IO_REGION_BASE);
+}
+#endif
+
+#if defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE) && defined(JTAG_UART_BASE)
+
+#define ALTERA_JTAGUART_SIZE                           8
+#define ALTERA_JTAGUART_DATA_REG                       0
+#define ALTERA_JTAGUART_CONTROL_REG                    4
+#define ALTERA_JTAGUART_CONTROL_AC_MSK                 (0x00000400)
+#define ALTERA_JTAGUART_CONTROL_WSPACE_MSK             (0xFFFF0000)
+static void *uartbase;
+
+#if defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE_BYPASS)
+static void jtag_putc(int ch)
+{
+       if (readl(uartbase + ALTERA_JTAGUART_CONTROL_REG) &
+               ALTERA_JTAGUART_CONTROL_WSPACE_MSK)
+               writeb(ch, uartbase + ALTERA_JTAGUART_DATA_REG);
+}
+#else
+static void jtag_putc(int ch)
+{
+       while ((readl(uartbase + ALTERA_JTAGUART_CONTROL_REG) &
+               ALTERA_JTAGUART_CONTROL_WSPACE_MSK) == 0)
+               ;
+       writeb(ch, uartbase + ALTERA_JTAGUART_DATA_REG);
+}
+#endif
+
+static int putchar(int ch)
+{
+       jtag_putc(ch);
+       return ch;
+}
+
+static void console_init(void)
+{
+       uartbase = my_ioremap((unsigned long) JTAG_UART_BASE);
+       writel(ALTERA_JTAGUART_CONTROL_AC_MSK,
+               uartbase + ALTERA_JTAGUART_CONTROL_REG);
+}
+
+#elif defined(CONFIG_SERIAL_ALTERA_UART_CONSOLE) && defined(UART0_BASE)
+
+#define ALTERA_UART_SIZE               32
+#define ALTERA_UART_TXDATA_REG         4
+#define ALTERA_UART_STATUS_REG         8
+#define ALTERA_UART_DIVISOR_REG                16
+#define ALTERA_UART_STATUS_TRDY_MSK    (0x40)
+static unsigned uartbase;
+
+static void uart_putc(int ch)
+{
+       int i;
+
+       for (i = 0; (i < 0x10000); i++) {
+               if (readw(uartbase + ALTERA_UART_STATUS_REG) &
+                       ALTERA_UART_STATUS_TRDY_MSK)
+                       break;
+       }
+       writeb(ch, uartbase + ALTERA_UART_TXDATA_REG);
+}
+
+static int putchar(int ch)
+{
+       uart_putc(ch);
+       if (ch == '\n')
+               uart_putc('\r');
+       return ch;
+}
+
+static void console_init(void)
+{
+       unsigned int baud, baudclk;
+
+       uartbase = (unsigned long) my_ioremap((unsigned long) UART0_BASE);
+       baud = CONFIG_SERIAL_ALTERA_UART_BAUDRATE;
+       baudclk = UART0_FREQ / baud;
+       writew(baudclk, uartbase + ALTERA_UART_DIVISOR_REG);
+}
+
+#else
+
+static int putchar(int ch)
+{
+       return ch;
+}
+
+static void console_init(void)
+{
+}
+
+#endif
+
+static int puts(const char *s)
+{
+       while (*s)
+               putchar(*s++);
+       return 0;
+}