Add the rt linux 4.1.3-rt3 as base

[kvmfornfv.git] / kernel / Documentation / devicetree / bindings / arm / cpu-enable-method / al,alpine-smp

diff --git a/kernel/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp b/kernel/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp
new file mode 100644 (file)
index 0000000..c2e0cc5
--- /dev/null
+++ b/kernel/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp
@@ -0,0 +1,52 @@
+========================================================
+Secondary CPU enable-method "al,alpine-smp" binding
+========================================================
+
+This document describes the "al,alpine-smp" method for
+enabling secondary CPUs. To apply to all CPUs, a single
+"al,alpine-smp" enable method should be defined in the
+"cpus" node.
+
+Enable method name:    "al,alpine-smp"
+Compatible machines:   "al,alpine"
+Compatible CPUs:       "arm,cortex-a15"
+Related properties:    (none)
+
+Note:
+This enable method requires valid nodes compatible with
+"al,alpine-cpu-resume" and "al,alpine-nb-service"[1].
+
+Example:
+
+cpus {
+       #address-cells = <1>;
+       #size-cells = <0>;
+       enable-method = "al,alpine-smp";
+
+       cpu@0 {
+               compatible = "arm,cortex-a15";
+               device_type = "cpu";
+               reg = <0>;
+       };
+
+       cpu@1 {
+               compatible = "arm,cortex-a15";
+               device_type = "cpu";
+               reg = <1>;
+       };
+
+       cpu@2 {
+               compatible = "arm,cortex-a15";
+               device_type = "cpu";
+               reg = <2>;
+       };
+
+       cpu@3 {
+               compatible = "arm,cortex-a15";
+               device_type = "cpu";
+               reg = <3>;
+       };
+};
+
+--
+[1] arm/al,alpine.txt