2 * P3041 Silicon/SoC Device Tree Source (post include)
4 * Copyright 2011 - 2014 Freescale Semiconductor Inc.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are met:
8 * * Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * * Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * * Neither the name of Freescale Semiconductor nor the
14 * names of its contributors may be used to endorse or promote products
15 * derived from this software without specific prior written permission.
18 * ALTERNATIVELY, this software may be distributed under the terms of the
19 * GNU General Public License ("GPL") as published by the Free Software
20 * Foundation, either version 2 of that License or (at your option) any
23 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 compatible = "fsl,bman-fbpr";
37 alloc-ranges = <0 0 0x10 0>;
41 compatible = "fsl,p3041-elbc", "fsl,elbc", "simple-bus";
42 interrupts = <25 2 0 0>;
47 /* controller at 0x200000 */
49 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
53 bus-range = <0x0 0xff>;
54 clock-frequency = <33333333>;
55 interrupts = <16 2 1 15>;
56 fsl,iommu-parent = <&pamu0>;
57 fsl,liodn-reg = <&guts 0x500>; /* PEX1LIODNR */
60 #interrupt-cells = <1>;
64 interrupts = <16 2 1 15>;
65 interrupt-map-mask = <0xf800 0 0 7>;
68 0000 0 0 1 &mpic 40 1 0 0
69 0000 0 0 2 &mpic 1 1 0 0
70 0000 0 0 3 &mpic 2 1 0 0
71 0000 0 0 4 &mpic 3 1 0 0
76 /* controller at 0x201000 */
78 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
83 clock-frequency = <33333333>;
84 interrupts = <16 2 1 14>;
85 fsl,iommu-parent = <&pamu0>;
86 fsl,liodn-reg = <&guts 0x504>; /* PEX2LIODNR */
89 #interrupt-cells = <1>;
93 interrupts = <16 2 1 14>;
94 interrupt-map-mask = <0xf800 0 0 7>;
97 0000 0 0 1 &mpic 41 1 0 0
98 0000 0 0 2 &mpic 5 1 0 0
99 0000 0 0 3 &mpic 6 1 0 0
100 0000 0 0 4 &mpic 7 1 0 0
105 /* controller at 0x202000 */
107 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
110 #address-cells = <3>;
111 bus-range = <0x0 0xff>;
112 clock-frequency = <33333333>;
113 interrupts = <16 2 1 13>;
114 fsl,iommu-parent = <&pamu0>;
115 fsl,liodn-reg = <&guts 0x508>; /* PEX3LIODNR */
118 #interrupt-cells = <1>;
120 #address-cells = <3>;
122 interrupts = <16 2 1 13>;
123 interrupt-map-mask = <0xf800 0 0 7>;
126 0000 0 0 1 &mpic 42 1 0 0
127 0000 0 0 2 &mpic 9 1 0 0
128 0000 0 0 3 &mpic 10 1 0 0
129 0000 0 0 4 &mpic 11 1 0 0
134 /* controller at 0x203000 */
136 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
139 #address-cells = <3>;
140 bus-range = <0x0 0xff>;
141 clock-frequency = <33333333>;
142 interrupts = <16 2 1 12>;
145 #interrupt-cells = <1>;
147 #address-cells = <3>;
149 interrupts = <16 2 1 12>;
150 interrupt-map-mask = <0xf800 0 0 7>;
153 0000 0 0 1 &mpic 43 1 0 0
154 0000 0 0 2 &mpic 0 1 0 0
155 0000 0 0 3 &mpic 4 1 0 0
156 0000 0 0 4 &mpic 8 1 0 0
162 compatible = "fsl,srio";
163 interrupts = <16 2 1 11>;
164 #address-cells = <2>;
166 fsl,iommu-parent = <&pamu0>;
170 #address-cells = <2>;
173 fsl,liodn-reg = <&guts 0x510>; /* RIO1LIODNR */
177 #address-cells = <2>;
180 fsl,liodn-reg = <&guts 0x514>; /* RIO2LIODNR */
185 #address-cells = <1>;
187 compatible = "fsl,dcsr", "simple-bus";
190 compatible = "fsl,p3041-dcsr-epu", "fsl,dcsr-epu";
191 interrupts = <52 2 0 0
197 compatible = "fsl,dcsr-npc";
198 reg = <0x1000 0x1000 0x1000000 0x8000>;
201 compatible = "fsl,dcsr-nxc";
202 reg = <0x2000 0x1000>;
205 compatible = "fsl,dcsr-corenet";
206 reg = <0x8000 0x1000 0xB0000 0x1000>;
209 compatible = "fsl,p3041-dcsr-dpaa", "fsl,dcsr-dpaa";
210 reg = <0x9000 0x1000>;
213 compatible = "fsl,p3041-dcsr-ocn", "fsl,dcsr-ocn";
214 reg = <0x11000 0x1000>;
217 compatible = "fsl,dcsr-ddr";
218 dev-handle = <&ddr1>;
219 reg = <0x12000 0x1000>;
222 compatible = "fsl,p3041-dcsr-nal", "fsl,dcsr-nal";
223 reg = <0x18000 0x1000>;
226 compatible = "fsl,p3041-dcsr-rcpm", "fsl,dcsr-rcpm";
227 reg = <0x22000 0x1000>;
229 dcsr-cpu-sb-proxy@40000 {
230 compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
231 cpu-handle = <&cpu0>;
232 reg = <0x40000 0x1000>;
234 dcsr-cpu-sb-proxy@41000 {
235 compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
236 cpu-handle = <&cpu1>;
237 reg = <0x41000 0x1000>;
239 dcsr-cpu-sb-proxy@42000 {
240 compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
241 cpu-handle = <&cpu2>;
242 reg = <0x42000 0x1000>;
244 dcsr-cpu-sb-proxy@43000 {
245 compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
246 cpu-handle = <&cpu3>;
247 reg = <0x43000 0x1000>;
251 /include/ "qoriq-bman1-portals.dtsi"
254 #address-cells = <1>;
257 compatible = "simple-bus";
260 compatible = "fsl,soc-sram-error";
261 interrupts = <16 2 1 29>;
265 compatible = "fsl,corenet-law";
270 ddr1: memory-controller@8000 {
271 compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
272 reg = <0x8000 0x1000>;
273 interrupts = <16 2 1 23>;
276 cpc: l3-cache-controller@10000 {
277 compatible = "fsl,p3041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
278 reg = <0x10000 0x1000>;
279 interrupts = <16 2 1 27>;
283 compatible = "fsl,corenet1-cf", "fsl,corenet-cf";
284 reg = <0x18000 0x1000>;
285 interrupts = <16 2 1 31>;
286 fsl,ccf-num-csdids = <32>;
287 fsl,ccf-num-snoopids = <32>;
291 compatible = "fsl,pamu-v1.0", "fsl,pamu";
292 reg = <0x20000 0x4000>; /* for compatibility with older PAMU drivers */
293 ranges = <0 0x20000 0x4000>;
294 #address-cells = <1>;
299 fsl,portid-mapping = <0x0f000000>;
303 fsl,primary-cache-geometry = <32 1>;
304 fsl,secondary-cache-geometry = <128 2>;
308 reg = <0x1000 0x1000>;
309 fsl,primary-cache-geometry = <32 1>;
310 fsl,secondary-cache-geometry = <128 2>;
314 reg = <0x2000 0x1000>;
315 fsl,primary-cache-geometry = <32 1>;
316 fsl,secondary-cache-geometry = <128 2>;
320 reg = <0x3000 0x1000>;
321 fsl,primary-cache-geometry = <32 1>;
322 fsl,secondary-cache-geometry = <128 2>;
326 /include/ "qoriq-mpic.dtsi"
328 guts: global-utilities@e0000 {
329 compatible = "fsl,qoriq-device-config-1.0";
330 reg = <0xe0000 0xe00>;
333 fsl,liodn-bits = <12>;
336 pins: global-utilities@e0e00 {
337 compatible = "fsl,qoriq-pin-control-1.0";
338 reg = <0xe0e00 0x200>;
342 /include/ "qoriq-clockgen1.dtsi"
343 global-utilities@e1000 {
344 compatible = "fsl,p3041-clockgen", "fsl,qoriq-clockgen-1.0";
349 compatible = "fsl,qoriq-core-mux-1.0";
350 clocks = <&pll0 0>, <&pll0 1>, <&pll1 0>, <&pll1 1>;
351 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
352 clock-output-names = "cmux2";
358 compatible = "fsl,qoriq-core-mux-1.0";
359 clocks = <&pll0 0>, <&pll0 1>, <&pll1 0>, <&pll1 1>;
360 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
361 clock-output-names = "cmux3";
365 rcpm: global-utilities@e2000 {
366 compatible = "fsl,qoriq-rcpm-1.0";
367 reg = <0xe2000 0x1000>;
372 compatible = "fsl,p3041-sfp", "fsl,qoriq-sfp-1.0";
373 reg = <0xe8000 0x1000>;
376 serdes: serdes@ea000 {
377 compatible = "fsl,p3041-serdes";
378 reg = <0xea000 0x1000>;
381 /include/ "qoriq-dma-0.dtsi"
383 fsl,iommu-parent = <&pamu0>;
384 fsl,liodn-reg = <&guts 0x580>; /* DMA1LIODNR */
387 /include/ "qoriq-dma-1.dtsi"
389 fsl,iommu-parent = <&pamu0>;
390 fsl,liodn-reg = <&guts 0x584>; /* DMA2LIODNR */
393 /include/ "qoriq-espi-0.dtsi"
395 fsl,espi-num-chipselects = <4>;
398 /include/ "qoriq-esdhc-0.dtsi"
400 fsl,iommu-parent = <&pamu1>;
401 fsl,liodn-reg = <&guts 0x530>; /* eSDHCLIODNR */
405 /include/ "qoriq-i2c-0.dtsi"
406 /include/ "qoriq-i2c-1.dtsi"
407 /include/ "qoriq-duart-0.dtsi"
408 /include/ "qoriq-duart-1.dtsi"
409 /include/ "qoriq-gpio-0.dtsi"
410 /include/ "qoriq-usb2-mph-0.dtsi"
412 compatible = "fsl-usb2-mph-v1.6", "fsl-usb2-mph";
414 fsl,iommu-parent = <&pamu1>;
415 fsl,liodn-reg = <&guts 0x520>; /* USB1LIODNR */
419 /include/ "qoriq-usb2-dr-0.dtsi"
421 compatible = "fsl-usb2-dr-v1.6", "fsl,mpc85xx-usb2-dr", "fsl-usb2-dr";
422 fsl,iommu-parent = <&pamu1>;
423 fsl,liodn-reg = <&guts 0x524>; /* USB2LIODNR */
428 /include/ "qoriq-sata2-0.dtsi"
430 fsl,iommu-parent = <&pamu1>;
431 fsl,liodn-reg = <&guts 0x550>; /* SATA1LIODNR */
434 /include/ "qoriq-sata2-1.dtsi"
436 fsl,iommu-parent = <&pamu1>;
437 fsl,liodn-reg = <&guts 0x554>; /* SATA2LIODNR */
440 /include/ "qoriq-sec4.2-0.dtsi"
441 crypto: crypto@300000 {
442 fsl,iommu-parent = <&pamu1>;
445 /include/ "qoriq-bman1.dtsi"